Datasheet > 微控制器和处理器 > 内存管理单元> P1753-20QLMB

P1753-20QLMB

更新时间： 2024-09-19 02:52:31

品牌	Logo	应用领域
PYRAMID		内存管理单元微控制器和处理器外围集成电路时钟
页数	文件大小	规格书
21页	187K
描述
SINGLE CHIP, 40MHz CMOS MMU/COMBO

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

P1753-20QLMB 技术参数

是否无铅：	含铅	生命周期：	Transferred
零件包装代码：	QFP	包装说明：	QFF,
针数：	68	Reach Compliance Code：	unknown
ECCN代码：	3A001.A.2.C	HTS代码：	8542.31.00.01
风险等级：	5	Is Samacsys：	N
其他特性：	6 EDAC BITS FOR DETECTION OF DOUBLE ERROR AND CORRECTION OF SINGLE ERROR ON DATA BUS	地址总线宽度：	16
最长地址转换时间：	25 ns	总线兼容性：	PACE1750
最大时钟频率：	20 MHz	外部数据总线宽度：	16
JESD-30 代码：	S-CQFP-F68	低功率模式：	NO
可寻址页面数量：	256	端子数量：	68
最高工作温度：	125 °C	最低工作温度：	-55 °C
封装主体材料：	CERAMIC, METAL-SEALED COFIRED	封装代码：	QFF
封装形状：	SQUARE	封装形式：	FLATPACK
认证状态：	Not Qualified	最大压摆率：	40 mA
最大供电电压：	5.5 V	最小供电电压：	4.5 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	MILITARY
端子形式：	FLAT	端子位置：	QUAD
uPs/uCs/外围集成电路类型：	MEMORY MANAGEMENT UNIT	Base Number Matches：	1

P1753-20QLMB 数据手册

PACE1753

SINGLE CHIP, 40MHz

CMOS MMU/COMBO

FEATURES

— Illegal address error detection—

programmable

— Multi-Master arbitration

Implements the MIL-STD-1750A Instruction Set

Architecture for Memory Management and

Protection of up to 1 Megaword. All mapping

memory (10,240 bits) for both the MMU and

BPU functions are included on the chip.

8-bit extended address latches and drivers on

chip

Designed to interface memory to the

PACE1750A/AE 16-bit, 40 MHz processor.

Systems can be designed where no WAIT

states are required up to 40 MHz clock rates

when using these PACE products.

Information bus and EDAC transceivers on chip

20, 30 and 40 MHz operation over the Military

Temperature Range

Single 5V ± 10% Power Supply

System performance and device count are

optimized when used with the PACE1754

Processor Interface Circuit (PIC).

Power Dissipation over Military Temperature

Range (P Outputs Open)

< 0.20 watts at 20 MHz

< 0.30 watts at 30 MHz

< 0.40 watts at 40 MHz

Provides the following additional functions:

— EDAC, Error Detection and Correction—or

parity generation and detection

Available in:

— Correct data register—for diagnostics

— First memory failing address register

— 64-Pin DIP or Gull Wing (50 Mil Pin centers)

— 68-Pin Pin Grid Array (PGA) (100 Mil centers)

— 68-Lead Quad Pack (Leaded Chip Carrier)

MEMORY MANAGEMENT UNIT AND

BLOCK PROTECT UNIT “COMBO” —

FUNCTIONAL DESCRIPTION

The PACE1753 (COMBO) is a support chip for the

PACE1750A/AE microprocessor family. It provides the

following supporting functions to the system:

1. Memory management and access protection for up

to 1M words.

Physical memory write protection for up to 1M words

memory in pages of 1K words each. Separate

protection is provided for the CPU and for DMA in

systems which include DMA.

3. Detection of illegal l/O accesses (as defined by MIL-

STD-1750A) or access to an unimplemented block

of memory. In each case an error flag is generated

to the processor.

Detection of double errors on the data bus and

correctionofsingleerrors. Anerrorsignalisgenerated

to the processor when a multiple error is detected.

5. RDYA generation. Up to three wait states can be

insertedintheaddressphaseofthebusbygenerating

a not-ready, RDYA low signal. The number of wait

states required can be programmed in an internal

6. Bus arbitration for up to 4 masters. Arbitration is

done on a fixed priority basis (i.e. by interconnection

of hardware). (In 68 pin package only).

Do c um e nt # MICRO-4 REV D

Re vise d No ve m b e r 2005

12 3 4 5 6 7...21

中文翻译

下载PDF

与P1753-20QLMB相关器件

型号	品牌	获取价格	描述	数据表
P1753-30CC	PYRAMID	获取价格	Memory Management Unit, 16-Bit, 256 Pages, CMOS, CDIP64
P1753-30CMB	PYRAMID	获取价格	SINGLE CHIP, 40MHz CMOS MMU/COMBO
P1753-30GC	PYRAMID	获取价格	Memory Management Unit, 16-Bit, 256 Pages, CMOS, CDSO64
P1753-30GMB	PYRAMID	获取价格	SINGLE CHIP, 40MHz CMOS MMU/COMBO
P1753-30PGC	PYRAMID	获取价格	暂无描述
P1753-30PGMB	PYRAMID	获取价格	SINGLE CHIP, 40MHz CMOS MMU/COMBO
P1753-30QGC	PYRAMID	获取价格	Memory Management Unit, 16-Bit, 256 Pages, CMOS, CQFP68
P1753-30QGMB	PYRAMID	获取价格	SINGLE CHIP, 40MHz CMOS MMU/COMBO
P1753-30QLC	PYRAMID	获取价格	Memory Management Unit, 16-Bit, 256 Pages, CMOS, CQFP68
P1753-30QLMB	PYRAMID	获取价格	SINGLE CHIP, 40MHz CMOS MMU/COMBO

与P1753-20QLMB相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

29
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

28
SL74HC10N：高性能三输入与非门解析
2024-09-03

100
AIC1781A 电池充电控制器深度解析
2024-09-03

94

产品中心

服务支持

精选活动

关于我们

帮助中心

P1753-20QLMB

P1753-20QLMB 技术参数

P1753-20QLMB 数据手册

与P1753-20QLMB相关器件

与P1753-20QLMB相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

P1753-20QLMB

P1753-20QLMB 技术参数

P1753-20QLMB 数据手册

与P1753-20QLMB相关器件

与P1753-20QLMB相关文章

您还可以找

您在本页遇到什么问题？