Datasheet > ORSPI4-1FE1036IES

ORSPI4-1FE1036IES

更新时间： 2024-11-06 20:09:03

品牌	Logo	应用领域
莱迪思 - LATTICE		/
页数	文件大小	规格书
242页	1154K
描述
Micro Peripheral IC

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ORSPI4-1FE1036IES 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
包装说明：	,	Reach Compliance Code：	not_compliant
风险等级：	5.92	JESD-609代码：	e0
湿度敏感等级：	4	端子面层：	Tin/Lead (Sn/Pb)
Base Number Matches：	1

ORSPI4-1FE1036IES 数据手册

浏览型号ORSPI4-1FE1036IES的Datasheet PDF文件第2页

浏览型号ORSPI4-1FE1036IES的Datasheet PDF文件第3页

浏览型号ORSPI4-1FE1036IES的Datasheet PDF文件第4页

浏览型号ORSPI4-1FE1036IES的Datasheet PDF文件第5页

浏览型号ORSPI4-1FE1036IES的Datasheet PDF文件第6页

浏览型号ORSPI4-1FE1036IES的Datasheet PDF文件第7页

ORCA^®ORSPI4

Dual SPI4 Interface

and High-Speed SERDES FPSC

November 2003

Preliminary Data Sheet

Lattice Semiconductor has developed a next-generation FPSC targeted at high-speed data transmission. Built on

the Series 4 reconﬁgurable embedded System-on-a-Chip (SoC) architecture, the ORSPI4 FPSC contains two

SPI4.2 interface blocks, a high-speed Memory Controller, four channels of 0.6-3.7 Gbits/s SERDES with 8b/10b

encoding and decoding and over 600K programmable system gates all on a single chip.

■ Simple FIFO interface to the FPGA logic

Embedded SPI4 Core Features

■ OIF-SPI4-02.0 compliant interfaces

• Provides ease of design and efﬁcient clock

domain transfers

■ Dynamic timing receive interface:

■ Loopback modes provided for system- and

• Full bandwidth up to 450 MHz DDR (900

chip-level debug

Mbits/s) for all speed grades.

■ Embedded 32-bit internal system bus plus 4-bit

parity

• Bit de-skewing up to 16 phases of the clock

• Capable of aligning bit-to-bit skews as large as

±1 bit periods

• Interconnects FPGA logic, microprocessor inter-

face (MPI), embedded RAM blocks, and embed-

ded core blocks

• Includes built-in system registers that act as the

control and status center for the device

■ Static timing receive interface:

• Speeds up to 350 MHz DDR (700 Mbits/s), for

all speed grades, including Quarter-Rate mode

• Clock aligned or clock centered modes sup-

ported

■ Low power operation.

• Full-rate SPI4.2 interfaces running at 450 MHz

DDR (900 Mbits/sec) with dynamic alignment

consumes 2 W of power or less. More efﬁcient

than FPGAs with soft-IP SPI4 solutions which

consume in excess of 10 W.

■ DIP-4 and DIP-2 parity generation and checking

■ Transmit Interface:

• Speeds up to 450 MHz DDR (900 Mbits/s)

• Dedicated LVDS transmit interface for improved

data eye integrity

• Automatic idle insertion

■ Interoperability demonstrated with ORSPI4

partners.

■ 256 logical ports:

Embedded SERDES Core Features

• Embedded Calendar-based sequence port poll-

■ Quad 600 Mbits/s to 3.7 Gbits/s SERDES:

ing mechanism and bandwidth allocation.

Shadow Calendar support for smooth transition

to new Calendar

• Up to 32 independent TX and 32 independent

RX buffers per SPI4 interface internally. Various

aggregation modes to support 1 to 32 separate

embedded buffers per TX and RX

• IEEE 802.3ae XAUI (Link State Machine &

Alignment FIFOs embedded)

• ANSI X3.230:1994 1G/2G FC-compliant (Link

State Machine & Alignment FIFOs embedded)

• Proven performance (same SERDES used in

ORT82G5/ORT42G5 FPSCs)

Embedded Memory Controller Features

• Up to 4 independent TX and 4 independent RX

clock domain transfers to the FPGA logic

■ High Performance Memory Controller for

interface to external buffer memory

• Required for Layer 2 data buffering

■ FIFO status support modes:

• 1/4 rate LVTTL or 1/4 rate LVDS

• QDR II memory interface:

• Automatic status handling or optionally under

user control. Credit calculations based on burst

size and status are also handled automatically

– 36-bit Input and 36-bit Output bus, 18-bit address

– 200 MHz clock rates

– 20+ Gbits/s bandwidth

– Supports 2- or 4-word burst mode

– Simple FIFO interface to FPGA

– Integrated PLL for optimized performance

– Proven performance with multiple memory suppliers

■ Conﬁguration options as suggested in the OIF-

SPI4-02.0 standard

• Conﬁgures parameters such as maximum burst

size, calendar length, main and shadow calen-

dars (1K deep each), length of training

sequence etc.

Note: The term SPI4 refers to OIF SPI-4.2 throughout this document

or product names are trademarks or registered trademarks of their respective holders. The speciﬁcations and information herein are subject to change without notice.

www.latticesemi.com

ORSPI4_01

12 3 4 5 6 7...242

中文翻译

下载PDF

与ORSPI4-1FE1036IES相关器件

型号	品牌	获取价格	描述	数据表
ORSPI4-1FN1156C	LATTICE	获取价格	Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-1FN1156I	LATTICE	获取价格	Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-1FTE1036C	LATTICE	获取价格	Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-1FTE1036I	LATTICE	获取价格	Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-2F1156C	LATTICE	获取价格	Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-2F1156I	LATTICE	获取价格	Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-2FE1036C	LATTICE	获取价格	Micro Peripheral IC, PBGA1036
ORSPI4-2FE1036C2	LATTICE	获取价格	Dual SPI4 Interface and High-Speed SERDES FPSC
ORSPI4-2FE1036CES	LATTICE	获取价格	Micro Peripheral IC
ORSPI4-2FE1036I	LATTICE	获取价格	Dual SPI4 Interface and High-Speed SERDES FPSC

与ORSPI4-1FE1036IES相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

ORSPI4-1FE1036IES

ORSPI4-1FE1036IES 技术参数

ORSPI4-1FE1036IES 数据手册

与ORSPI4-1FE1036IES相关器件

与ORSPI4-1FE1036IES相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ORSPI4-1FE1036IES

ORSPI4-1FE1036IES 技术参数

ORSPI4-1FE1036IES 数据手册

与ORSPI4-1FE1036IES相关器件

与ORSPI4-1FE1036IES相关文章

您还可以找

您在本页遇到什么问题？