Preliminary
OP4015B
•
•
•
Quartz SAW Stabilized and Filtered “Diff Sine” Technology
Fundamental-Mode Oscillation at 780.881 MHz
Voltage Tunable for Phase Lock Loop Operations
780.881 MHz
Optical
Timing Clock
The output of this device is generated and filtered by narrowband quartz SAW elements at 780.881 MHz. The
configuration of this clock is intended to provide a pure signal for optical timing applications in noisy signal
environments. The Q/Qbar differential output swing of ±1 volt about 0 vdc has symmetry better than ±1% into
loads from 40 ohms to 70 ohms; determined by customer application. The long term frequency accuracy is
set by an external reference source allowing this device to complete a Phase Lock Loop design without the
usual noise and jitter problems associated with PLL’s.
Absolute Maximum Ratings
Rating
Value
0 to 5.5
0 to 6
Units
VDC
VDC
°C
DC Suppy Voltage
Tune Voltage
Case Temperature
-55 to 100
SMC-08
Electrical Characteristics
Characteristic
Sym
Notes
1, 9
2
Minimum
Typical
Maximum
Units
MHz
ppm
Operating Frequency
Absolute Frequency
Tune Range
f
780.881
O
±25
0
1
Tune Voltage
+3
VDC
1, 8
2, 10
±3%
265
Tuning Linearity
140
125
0.60
Tuning Sensitivity
Modulation Bandwidth
Voltage into 50 W (VSWR£1.2)
df/dv
300
ppm/V
kHz
Q and Q Output
V
1,3
1,3
1.1
2:1
V
P-P
O
Operating Load VSWR
Symmetry
3, 4, 5
3, 4, 6
3, 4, 6, 7
49
51
-30
-60
%
Harmonic Spurious
Nonharmonic Spurious
dBc/Hz@100Hz offset
1kHz offset
dBc
dBc
Phase Noise
-70
-100
-120
-150
.20
dBc/Hz
dBc/Hz
10k offset
Noise Floor
3, 4, 6, 7
3, 4, 6, 7
3
Q and Q Jitter
RMS Jitter (12 kHz to 80 MHz)
ps
No Noise on V
10
PS
PS
CC
P-P
200 mV
from 1MHz to ½ f on
12
P-P
O
P-P
Input Impedence (Tuning Port)
Output DC Resistance (between Q & Q)
1
KW
1, 3
1, 3
1, 3
1, 3
50
KW
VDC
mA
DC Power Supply
3.13
5.25
70
Operating Voltage
Operating Current
V
3.3, 5.0
CC
I
CC
Operating Case Temperature
T
-40°C
+85°C
°C
C
Lid Symbolization (YY=Year, WW=Week)
RFM OP4015B YYWW
CAUTION: Electrostatic Sensitive Device. Observe precautions for handling. COCOM CAUTION: Approval by the U.S. Department of Commerce is
required prior to export of this device.
Notes:
BLOCK DIAGRAM
1.
Unless otherwise noted, all specifications include any combination of load VSWR, Vcc, and temperature, with Q and Q terminated into
50 ohm loads to ground (see typical test circuit).
Useful tuning range is in excess of what is required over temp, aging, pushing, pulling & accuracy.
The design, manufacturing process, and specifications of this device are subject to change without notice.
Only under the nominal conditions of 50 W load impedance with VSWR £ 1.2 and nominal power supply voltage.
Symmetry is defined as the pulse width (in percent of total period) measured at the 50% points of Q or Q (see timing definitions).
Jitter and other spurious outputs induced by externally generated electrical noise on VCC or mechanical vibration are not included in this
V
CC
2.
3.
4.
5.
6.
Q
_
Q
specification, except where noted. External voltage regulation and careful PCB layout are recommended for optimum performance.
Applies to period jitter of Q and Q. Measurements are made with the Tektronix CSA803 signal analyzer with at least 1000 samples.
Linearity is a function of the percentage variation from a permitted linear deviation versus the amount of frequency tune range (see lin-
earity definition).
V
tune
7.
8.
SAW Oscillator
Buffer Amplifier
9.
One or more of the following United States patents apply: 4,616,197; 4,670,681; 4,760,352.
RF Monolithics, Inc.
RFM Europe
Phone: (972) 233-2903
Phone: 44 1963 251383
Fax: (972) 387-8148
Fax: 44 1963 251510
E-mail: info@rfm.com
http://www.rfm.com
OP4015B-041003
Page 1 of 2
©1999 by RF Monolithics, Inc. The stylized RFM logo are registered trademarks of RF Monolithics, Inc.