5秒后页面跳转
OMAPL138BGWTMEP PDF预览

OMAPL138BGWTMEP

更新时间: 2023-06-19 15:35:55
品牌 Logo 应用领域
德州仪器 - TI 时钟控制器微控制器微控制器和处理器外围集成电路数字信号处理器
页数 文件大小 规格书
282页 1975K
描述
增强型产品低功耗 C674x 浮点 DSP + ARM9 处理器 - 345MHz | GWT | 361 | -55 to 125

OMAPL138BGWTMEP 技术参数

生命周期:Active零件包装代码:BGA
包装说明:LFBGA, BGA361,19X19,32针数:361
Reach Compliance Code:not_compliantECCN代码:3A001.A.2.C
HTS代码:8542.31.00.01风险等级:1.53
地址总线宽度:23桶式移位器:NO
边界扫描:YES最大时钟频率:30 MHz
外部数据总线宽度:16格式:FLOATING POINT
集成缓存:YES内部总线架构:SINGLE
JESD-30 代码:S-PBGA-B361JESD-609代码:e0
长度:16 mm低功率模式:YES
湿度敏感等级:3DMA 通道数量:80
端子数量:361计时器数量:8
片上数据RAM宽度:8片上程序ROM宽度:8
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:LFBGA
封装等效代码:BGA361,19X19,32封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):220
电源:1.2,1.8/3.3 VRAM(字数):8192
ROM可编程性:MROM座面最大高度:1.4 mm
子类别:Other Microprocessor ICs最大供电电压:1.32 V
最小供电电压:1.14 V标称供电电压:1.2 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:BALL端子节距:0.8 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:16 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

OMAPL138BGWTMEP 数据手册

 浏览型号OMAPL138BGWTMEP的Datasheet PDF文件第2页浏览型号OMAPL138BGWTMEP的Datasheet PDF文件第3页浏览型号OMAPL138BGWTMEP的Datasheet PDF文件第4页浏览型号OMAPL138BGWTMEP的Datasheet PDF文件第5页浏览型号OMAPL138BGWTMEP的Datasheet PDF文件第6页浏览型号OMAPL138BGWTMEP的Datasheet PDF文件第7页 
OMAPL138B-EP  
www.ti.com  
SPRS815B DECEMBER 2011REVISED MARCH 2012  
OMAPL138B C6-Integra™ DSP+ARM® Processor  
Check for Samples: OMAPL138B-EP  
1 OMAPL138B C6-Integra™ DSP+ARM® Processor  
1.1 Features  
1
• Highlights  
• C674x Two Level Cache Memory Architecture  
– Dual Core SoC  
– 32K-Byte L1P Program RAM/Cache  
– 32K-Byte L1D Data RAM/Cache  
– 256K-Byte L2 Unified Mapped RAM/Cache  
– Flexible RAM/Cache Partition (L1 and L2)  
345-MHz ARM926EJ-S™ RISC MPU  
345-MHz C674x Fixed/Floating-Point VLIW  
DSP  
– Supports TI’s Basic Secure Boot  
– Enhanced Direct-Memory-Access Controller  
(EDMA3)  
• Enhanced Direct-Memory-Access Controller 3  
(EDMA3):  
– 2 Channel Controllers  
– Serial ATA (SATA) Controller  
– 3 Transfer Controllers  
– DDR2/Mobile DDR Memory Controller  
– Two Multimedia Card (MMC)/Secure Digital  
(SD) Card Interface  
– LCD Controller  
– Video Port Interface (VPIF)  
– 64 Independent DMA Channels  
– 16 Quick DMA Channels  
– Programmable Transfer Burst Size  
• TMS320C674x Floating-Point VLIW DSP Core  
– Load-Store Architecture With Non-Aligned  
Support  
– 64 General-Purpose Registers (32 Bit)  
– Six ALU (32-/40-Bit) Functional Units  
– 10/100 Mb/s Ethernet MAC (EMAC)  
– Programmable Real-Time Unit Subsystem  
– Three Configurable UART Modules  
– USB 1.1 OHCI (Host) With Integrated PHY  
– One Multichannel Audio Serial Port  
– Two Multichannel Buffered Serial Ports  
• Dual Core SoC  
Supports 32-Bit Integer, SP (IEEE Single  
Precision/32-Bit) and DP (IEEE Double  
Precision/64-Bit) Floating Point  
Supports up to Four SP Additions Per  
Clock, Four DP Additions Every 2 Clocks  
Supports up to Two Floating Point (SP or  
DP) Reciprocal Approximation (RCPxP)  
and Square-Root Reciprocal  
– 345-MHz ARM926EJ-S™ RISC MPU  
– 345-MHz C674x Fixed/Floating-Point VLIW  
DSP  
• ARM926EJ-S Core  
Approximation (RSQRxP) Operations Per  
Cycle  
– Two Multiply Functional Units  
– 32-Bit and 16-Bit (Thumb®) Instructions  
– DSP Instruction Extensions  
– Single Cycle MAC  
Mixed-Precision IEEE Floating Point  
Multiply Supported up to:  
– ARM® Jazelle® Technology  
– EmbeddedICE-RT™ for Real-Time Debug  
• ARM9 Memory Architecture  
– 16K-Byte Instruction Cache  
– 16K-Byte Data Cache  
2 SP x SP SP Per Clock  
2 SP x SP DP Every Two Clocks  
2 SP x DP DP Every Three Clocks  
2 DP x DP DP Every Four Clocks  
– 8K-Byte RAM (Vector Table)  
– 64K-Byte ROM  
Fixed Point Multiply Supports Two 32 x  
32-Bit Multiplies, Four 16 x 16-Bit  
Multiplies, or Eight 8 x 8-Bit Multiplies per  
Clock Cycle, and Complex Multiples  
– Instruction Packing Reduces Code Size  
– All Instructions Conditional  
– Hardware Support for Modulo Loop  
Operation  
– Protected Mode Operation  
• C674x™ Instruction Set Features  
– Superset of the C67x+™ and C64x+™ ISAs  
– Up to 3648/2746 C674x MIPS/MFLOPS  
– Byte-Addressable (8-/16-/32-/64-Bit Data)  
– 8-Bit Overflow Protection  
– Bit-Field Extract, Set, Clear  
– Normalization, Saturation, Bit-Counting  
– Exceptions Support for Error Detection and  
– Compact 16-Bit Instructions  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date. Products conform to  
specifications per the terms of the Texas Instruments standard warranty. Production  
processing does not necessarily include testing of all parameters.  
Copyright © 2011–2012, Texas Instruments Incorporated  
 
 

与OMAPL138BGWTMEP相关器件

型号 品牌 获取价格 描述 数据表
OMAPL138BZCE3 TI

获取价格

OMAP-L138 C6-Integra DSP+ARM Processor
OMAPL138BZCE4 TI

获取价格

OMAP-L138 C6-Integra DSP+ARM Processor
OMAPL138BZCEA3 TI

获取价格

OMAP-L138 C6-Integra DSP+ARM Processor
OMAPL138BZCEA3E TI

获取价格

OMAP-L138 C6-Integra DSP+ARM Processor
OMAPL138BZCEA3R TI

获取价格

16-BIT, 30MHz, OTHER DSP, PBGA361, 13 X 13 MM, 0.65 MM PITCH, GREEN, PLASTIC, NFBGA-361
OMAPL138BZCED4 TI

获取价格

OMAP-L138 C6-Integra DSP+ARM Processor
OMAPL138BZCED4E TI

获取价格

0-BIT, 50MHz, OTHER DSP, PBGA361, 13 X 13 MM, 0.65 MM PITCH, GREEN, PLASTIC, NFBGA-361
OMAPL138BZWT3 TI

获取价格

OMAP-L138 C6-Integra DSP+ARM Processor
OMAPL138BZWT4 TI

获取价格

OMAP-L138 C6-Integra DSP+ARM Processor
OMAPL138BZWTA3 TI

获取价格

OMAP-L138 C6-Integra DSP+ARM Processor