NTE4510B & NTE4510BT
Integrated Circuit
CMOS, Presettable Up/Down BCD Counter
Description:
The NTE4510B (16−Lead DIP) and NTE4510BT (SOIC−16) are up/down counters constructed with
MOS P−channel and N−channel enhancement mode devices in a single monolithic structure. The
counter consists of type D flip−flop stages with a gating structure to provide type T flip−flop capability.
The counter can be cleared by applying a high level on the Reset line. These complementary MOS
counters find primary use in up/down and difference counting and frequency synthesizer applications
where low power and/or high noise immunity is desired. They are also useful in A/D and D/A conversion
for magnitude and sign generation.
Features:
D Noise Immunity = 45% of VDD (Typ)
D Diode Protection on All Inputs
D Supply Voltage Range = 3Vdc to 10Vdc
D Low Input Capacitance = 5pF (Typ)
D Internally Synchronous for High Speed
D Logic Edge−Clocked Design − Count Occurs on Positive Going Edge of Clock
D 5Mhz Counting Rate
D Asynchronous Preset Enable Operation
D Capable of Driving Two Low−Power TTL Loads, One Low−Power Schottky TTL Load or Two
HTL Loads Over the Rated Temperature Range
Absolute Maximum Ratings: (Voltages Referenced to VSS, Note 1)
DC Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 to +18.0V
Input Voltage (All Inputs), Vin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 to VDD + 0.5V
DC Current Drain (Per Pin), I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA
Operating Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55 to +125°C
Storage Temperature Range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65 to +150°C
Note 1. These devices contain circuitry to protect the inputs against damage due to high static
voltages or electric fields; however, it is advised that normal precautions be taken to avoid
application of any voltage higher than maximum rated voltages to this high impedance cir-
cuit. For proper operation is is recommended that Vin and Vout be constrained to the range
VSS ≤ (Vin or Vout) ≤ VDD.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or
VDD).