5秒后页面跳转
CD4046BM PDF预览

CD4046BM

更新时间: 2024-01-08 08:41:54
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
14页 311K
描述
Micropower Phase-Locked Loop

CD4046BM 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP-16针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.23Is Samacsys:N
模拟集成电路 - 其他类型:PHASE LOCKED LOOPJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
湿度敏感等级:1功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:5/15 V
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:PLL or Frequency Synthesis Circuits最大供电电压 (Vsup):18 V
最小供电电压 (Vsup):5 V标称供电电压 (Vsup):10 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

CD4046BM 数据手册

 浏览型号CD4046BM的Datasheet PDF文件第2页浏览型号CD4046BM的Datasheet PDF文件第3页浏览型号CD4046BM的Datasheet PDF文件第4页浏览型号CD4046BM的Datasheet PDF文件第5页浏览型号CD4046BM的Datasheet PDF文件第6页浏览型号CD4046BM的Datasheet PDF文件第7页 
November 1995  
CD4046BM/CD4046BC Micropower Phase-Locked Loop  
General Description  
The CD4046B micropower phase-locked loop (PLL) con-  
sists of a low power, linear, voltage-controlled oscillator  
(VCO), a source follower, a zener diode, and two phase  
comparators. The two phase comparators have a common  
signal input and a common comparator input. The signal  
input can be directly coupled for a large voltage signal, or  
capacitively coupled to the self-biasing amplifier at the sig-  
nal input for a small voltage signal.  
The INHIBIT input, when high, disables the VCO and source  
follower to minimize standby power consumption. The zener  
diode is provided for power supply regulation, if necessary.  
Features  
Y
Wide supply voltage range  
3.0V to 18V  
Y
Low dynamic  
power consumption  
VCO frequency  
70 mW (typ.) at  
e
1.3 MHz (typ.) at V  
e
5V  
f
o
10 kHz, V  
DD  
Phase comparator I, an exclusive OR gate, provides a digital  
error signal (phase comp. I Out) and maintains 90 phase  
Y
Y
e
10V  
10V  
DD  
DD  
§
e
Low frequency drift  
with temperature  
High VCO linearity  
0.06%/ C at V  
§
shifts at the VCO center frequency. Between signal input  
and comparator input (both at 50% duty cycle), it may lock  
onto the signal input frequencies that are close to harmon-  
ics of the VCO center frequency.  
Y
1% (typ.)  
Applications  
Phase comparator II is an edge-controlled digital memory  
network. It provides a digital error signal (phase comp. II  
Out) and lock-in signal (phase pulses) to indicate a locked  
condition and maintains a 0 phase shift between signal in-  
§
put and comparator input.  
Y
FM demodulator and modulator  
Frequency synthesis and multiplication  
Frequency discrimination  
Data synchronization and conditioning  
Voltage-to-frequency conversion  
Tone decoding  
Y
Y
Y
Y
Y
Y
Y
The linear voltage-controlled oscillator (VCO) produces an  
output signal (VCO Out) whose frequency is determined by  
the voltage at the VCO input, and the capacitor and resis-  
IN  
tors connected to pin C1 , C1 , R1 and R2.  
FSK modulation  
A
B
Motor speed control  
The source follower output of the VCO (demodulator Out)  
IN  
is used with an external resistor of 10 kX or more.  
Block & Connection Diagrams  
Dual-In-Line Package  
TL/F/5968–2  
Top View  
Order Number CD4046B  
TL/F/5968–1  
FIGURE 1  
C
1995 National Semiconductor Corporation  
TL/F/5968  
RRD-B30M115/Printed in U. S. A.  

与CD4046BM相关器件

型号 品牌 描述 获取价格 数据表
CD4046B-MIL TI CMOS 微功耗锁相环

获取价格

CD4046BMJ ETC Analog Phase-Locked Loop

获取价格

CD4046BMN TI PHASE LOCKED LOOP, PDIP16, DIP-16

获取价格

CD4046BMS INTERSIL CMOS Micropower Phase Locked Loop

获取价格

CD4046BNSR TI CMOS MICROPOWER PHASE-LOCKED LOOP

获取价格

CD4046BNSRE4 TI CMOS Micropower Phase-Lockedn Loop

获取价格