5秒后页面跳转
54F14DM PDF预览

54F14DM

更新时间: 2024-01-12 01:22:04
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器逻辑集成电路
页数 文件大小 规格书
8页 155K
描述
Hex Inverter Schmitt Trigger

54F14DM 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.21系列:F/FAST
JESD-30 代码:R-CDIP-T14逻辑集成电路类型:INVERTER
功能数量:6输入次数:1
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE传播延迟(tpd):7.5 ns
认证状态:Not Qualified最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:MILITARY端子形式:THROUGH-HOLE
端子位置:DUALBase Number Matches:1

54F14DM 数据手册

 浏览型号54F14DM的Datasheet PDF文件第2页浏览型号54F14DM的Datasheet PDF文件第3页浏览型号54F14DM的Datasheet PDF文件第4页浏览型号54F14DM的Datasheet PDF文件第5页浏览型号54F14DM的Datasheet PDF文件第6页浏览型号54F14DM的Datasheet PDF文件第7页 
December 1994  
54F/74F14  
Hex Inverter Schmitt Trigger  
General Description  
The ’F14 contains six logic inverters which accept standard  
TTL input signals and provide standard TTL output levels.  
They are capable of transforming slowly changing input sig-  
nals into sharply defined, jitter-free output signals. In addi-  
tion, they have a greater noise margin than conventional  
inverters.  
effectively speed-up slow input transition, and provide differ-  
ent input threshold voltages for positive and negative-going  
transitions. This hysteresis between the positive-going and  
negative-going input thresholds (typically 800 mV) is deter-  
mined internally by resistor ratios and is essentially insensi-  
tive to temperature and supply voltage variations.  
Each circuit contains a Schmitt trigger followed by a Darling-  
ton level shifter and a phase splitter driving a TTL totem-  
pole output. The Schmitt trigger uses positive feed back to  
Features  
Y
Guaranteed 4000V minimum ESD protection  
Y
Standard Military Drawing  
Ð 5962-88752  
Package  
Commercial  
74F14PC  
Military  
Package Description  
Number  
N14A  
J14A  
14-Lead (0.300 Wide) Molded Dual-In-Line  
×
54F14DM (Note 2)  
14-Lead Ceramic Dual-In-Line  
74F14SC (Note 1)  
74F14SJ (Note 1)  
M14A  
M14D  
W14B  
E20A  
14-Lead (0.150 Wide) Molded Small Outline, JEDEC  
×
14-Lead (0.300 Wide) Molded Small Outline, EIAJ  
×
54F14FM (Note 2)  
54F14LM (Note 2)  
14-Lead Cerpack  
20-Lead Ceramic Leadless Chip Carrier, Type C  
e
Note 1: Devices also available in 13 reel. Use Suffix  
SCX and SJX.  
×
Note 2: Military grade device with environmental and burn-in processing. Use suffix  
e
DMQB, FMQB and LMQB.  
Logic Symbol  
Connection Diagrams  
Pin Assignment  
DIP, SOIC and Flatpak  
Pin Assignment  
for LCC  
IEEE/IEC  
TL/F/9461–1  
TL/F/9461–2  
TL/F/9461–3  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/9461  
RRD-B30M75/Printed in U. S. A.  

与54F14DM相关器件

型号 品牌 描述 获取价格 数据表
54F14DM-MLS TI F/FAST SERIES, HEX 1-INPUT INVERT GATE, CDIP14, CERAMIC, MO-036AB, DIP-14

获取价格

54F14DMQB NSC IC F/FAST SERIES, HEX 1-INPUT INVERT GATE, CDIP14, CERAMIC, MO-036AB, DIP-14, Gate

获取价格

54F14DMQB FAIRCHILD Inverter, F/FAST Series, 6-Func, 1-Input, TTL, CDIP14, CERAMIC, DIP-14

获取价格

54F14FM NSC Hex Inverter Schmitt Trigger

获取价格

54F14FM FAIRCHILD Inverter, F/FAST Series, 6-Func, 1-Input, TTL, CDFP14, CERPACK-14

获取价格

54F14FMQB FAIRCHILD Inverter, F/FAST Series, 6-Func, 1-Input, TTL, CDFP14, CERPACK-14

获取价格