5秒后页面跳转
54ACTQ841F PDF预览

54ACTQ841F

更新时间: 2024-02-25 11:22:47
品牌 Logo 应用领域
美国国家半导体 - NSC 锁存器
页数 文件大小 规格书
8页 183K
描述
Quiet Series 10-Bit Transparent Latch with TRI-STATE Outputs

54ACTQ841F 技术参数

是否Rohs认证:不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.27
Is Samacsys:N系列:ACT
JESD-30 代码:R-GDIP-T20JESD-609代码:e0
长度:24.51 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
位数:10功能数量:1
端口数量:2端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP24,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 VProp。Delay @ Nom-Sup:11 ns
传播延迟(tpd):11 ns认证状态:Not Qualified
筛选级别:MIL-STD-883 Class B座面最大高度:5.08 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

54ACTQ841F 数据手册

 浏览型号54ACTQ841F的Datasheet PDF文件第2页浏览型号54ACTQ841F的Datasheet PDF文件第3页浏览型号54ACTQ841F的Datasheet PDF文件第4页浏览型号54ACTQ841F的Datasheet PDF文件第5页浏览型号54ACTQ841F的Datasheet PDF文件第6页浏览型号54ACTQ841F的Datasheet PDF文件第7页 
August 1998  
54ACTQ841  
Quiet Series 10-Bit Transparent Latch with TRI-STATE®  
Outputs  
General Description  
Features  
n Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
The ’ACTQ841 bus interface latch is designed to eliminate  
the extra packages required to buffer existing latches and  
provide extra data width for wider address/data paths or  
buses carrying parity. The ’841 is a 10-bit transparent latch,  
a 10-bit version of the ’373. The ’ACTQ841 utilizes NSC  
Quiet Series technology to guarantee quiet output switching  
and improved dynamic threshold performance, FACT Quiet  
n Inputs and outputs on opposite sides of package allow  
easy interface with microprocessors  
n Improved latch-up immunity  
n Outputs source/sink 24 mA  
n ’ACTQ841 has TTL-compatible inputs  
n Standard Microcircuit Drawing (SMD) 5962-92200  
Series features GTO output control and undershoot cor-  
rector in addition to a split ground bus for superior perfor-  
mance.  
Logic Symbols  
DS100250-1  
DS100250-2  
Pin Names  
Description  
D0–D9  
O0–O9  
OE  
Data Inputs  
TRI-STATE Outputs  
Output Enable  
LE  
Latch Enable  
GTO is a trademark of National Semiconductor Corporation.  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
FACT® is a registered trademark of Fairchild Semiconductor Corporation.  
FACT Quiet Series is a trademark of Fairchild Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS100250  
www.national.com  

与54ACTQ841F相关器件

型号 品牌 描述 获取价格 数据表
54ACTQ841FM TI ACT SERIES, 10-BIT DRIVER, TRUE OUTPUT, CDFP24, CERAMIC, FP-24

获取价格

54ACTQ841FMQB ETC LATCH|SINGLE|10-BIT|ACT-CMOS|FP|24PIN|CERAMIC

获取价格

54ACTQ841L NSC Quiet Series 10-Bit Transparent Latch with TRI-STATE Outputs

获取价格

54ACTQ841LCQR TI ACT SERIES, 10-BIT DRIVER, TRUE OUTPUT, CQCC28, CERAMIC, LCC-28

获取价格

54ACTQ841LCX TI ACT SERIES, 10-BIT DRIVER, TRUE OUTPUT, CQCC28, CERAMIC, LCC-28

获取价格

54ACTQ841LM TI ACT SERIES, 10-BIT DRIVER, TRUE OUTPUT, CQCC28, CERAMIC, LCC-28

获取价格