5秒后页面跳转
54AC175 PDF预览

54AC175

更新时间: 2024-02-19 20:27:35
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器
页数 文件大小 规格书
8页 145K
描述
Quad D Flip-Flop

54AC175 技术参数

生命周期:Obsolete包装说明:DFP, FL16,.3
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.45系列:AC
JESD-30 代码:R-GDFP-F16长度:9.6645 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:95000000 Hz最大I(ol):0.012 A
位数:4功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DFP
封装等效代码:FL16,.3封装形状:RECTANGULAR
封装形式:FLATPACK电源:3.3/5 V
传播延迟(tpd):15 ns认证状态:Not Qualified
筛选级别:MIL-PRF-38535 Class V座面最大高度:2.032 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:6.604 mm
最小 fmax:95 MHzBase Number Matches:1

54AC175 数据手册

 浏览型号54AC175的Datasheet PDF文件第2页浏览型号54AC175的Datasheet PDF文件第3页浏览型号54AC175的Datasheet PDF文件第4页浏览型号54AC175的Datasheet PDF文件第5页浏览型号54AC175的Datasheet PDF文件第6页浏览型号54AC175的Datasheet PDF文件第7页 
August 1998  
54AC175 54ACT175  
Quad D Flip-Flop  
n Buffered positive edge-triggered clock  
n Asynchronous common reset  
n True and complement output  
n Outputs source/sink 24 mA  
n ’ACT175 has TTL-compatible inputs  
n Standard Microcircuit Drawing (SMD)  
— ’AC175: 5962-89552  
General Description  
The ’AC/’ACT175 is a high-speed quad D flip-flop. The de-  
vice is useful for general flip-flop requirements where clock  
and clear inputs are common. The information on the D in-  
puts is stored during the LOW-to-HIGH clock transition. Both  
true and complemented outputs of each flip-flop are pro-  
vided. A Master Reset input resets all flip-flops, independent  
of the Clock or D inputs, when LOW.  
— ’ACT175: 5962-89693  
Features  
n Edge-triggered D-type inputs  
Logic Symbols  
Connection Diagrams  
Pin Assignment  
for DIP and Flatpak  
DS100278-1  
IEEE/IEC  
DS100278-3  
Pin Assignment for LCC  
DS100278-2  
DS100278-4  
Pin Names  
D0–D3  
CP  
Description  
Data Inputs  
Clock Pulse Input  
Master Reset Input  
True Outputs  
MR  
Q0–Q3  
Q0–Q3  
Complement Outputs  
FACT® is a registered trademark of Fairchild Semiconductor Corporation.  
© 1998 National Semiconductor Corporation  
DS100278  
www.national.com  

与54AC175相关器件

型号 品牌 描述 获取价格 数据表
54AC175D NSC Quad D Flip-Flop

获取价格

54AC175DM FAIRCHILD D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, CMOS

获取价格

54AC175DM TI AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP

获取价格

54AC175DM-MLS TI AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP

获取价格

54AC175DMQB TI AC SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMIC, DIP

获取价格

54AC175E-QMLV ETC Quad D-Type Flip-Flop

获取价格