June 3, 2009
NS16C2552/NS16C2752
Dual UART with 16-byte/64-byte FIFO's and up to 5 Mbit/s
Data Rate
1.0 General Description
2.0 Features
The NS16C2552 and NS16C2752 are dual channel Universal
Asynchronous Receiver/Transmitter (DUART). The footprint
and the functions are compatible to the PC16552D, while new
features are added to the UART device. These features in-
clude low voltage support, 5V tolerant inputs, enhanced fea-
tures, enhanced register set, and higher data rate.
Dual independent UART
■
■
■
■
■
■
■
Up to 5 Mbits/s data transfer rate
2.97 V to 5.50 V operational Vcc
5 V tolerant I/Os in the entire supply voltage range
Industrial Temperature: -40°C to 85°C
Default registers are identical to the PC16552D
The two serial channels are completely independent of each
other, except for a common CPU interface and crystal input.
On power-up both channels are functionally identical to the
PC16552D. Each channel can operate with on-chip transmit-
ter and receiver FIFO’s (in FIFO mode).
NS16C2552/NS16C2752 is pin-to-pin compatible to NSC
PC16552D, EXAR ST16C2552, XR16C2552, XR
16L2552, and Phillips SC16C2552B
NS16C2752 is compatible to EXAR XR16L2752, and
register compatible to Phillips SC16C752
■
In the FIFO mode each channel is capable of buffering 16
bytes (for NS16C2552) or 64 bytes (for NS16C2752) of data
in both the transmitter and receiver. The receiver FIFO also
has additional 3 bits of error data per location. All FIFO control
logic is on-chip to minimize system software overhead and
maximize system efficiency.
Auto Hardware Flow Control (Auto-CTS, Auto-RTS)
■
■
■
Auto Software Flow Control (Xon, Xoff, and Xon-any)
Fully programmable character length (5, 6, 7, or 8) with
even, odd, or no parity, stop bit
Adds or deletes standard asynchronous communication
bits (start, stop, and parity) to or from the serial data
■
To improve the CPU processing bandwidth, the data transfers
between the DUART and the CPU can be done using DMA
controller. Signaling for DMA transfers is done through two
pins per channel (TXRDY and RXRDY). The RXRDY function
is multiplexed on one pin with the OUT2 and BAUDOUT func-
tions. The configuration is through Alternate Function Regis-
ter.
Independently controlled and prioritized transmit and
receive interrupts
■
Complete line status reporting capabilities
■
■
■
Line break generation and detection
Internal diagnostic capabilities
— Loopback controls for communications link fault
isolation
The fundamental function of the UART is converting between
parallel and serial data. Serial-to-parallel conversion is done
on the UART receiver and parallel-to-serial conversion is
done on the transmitter. The CPU can read the complete sta-
tus of each channel at any time. Status information reported
includes the type and condition of the transfer operations be-
ing performed by the DUART, as well as any error conditions
(parity, overrun, framing, or break interrupt).
— Break, parity, overrun, framing error detection
Programmable baud generators divide any input clock by
1 to (216 - 1) and generate the 16 X clock
■
IrDA v1.0 wireless Infrared encoder/decoder
■
■
■
DMA operation (TXRDY/RXRDY)
Concurrent write to DUART internal register channels 1
and 2
The NS16C2552 and NS16C2752 include one programmable
baud rate generator for each channel. Each baud rate gen-
erator is capable of dividing the clock input by divisors of 1 to
(216 - 1), and producing a 16X clock for driving the internal
transmitter logic and for receiver sampling circuitry. The
NS16C2552 and NS16C2752 have complete MODEM-con-
trol capability, and a processor-interrupt system. The inter-
rupts can be programmed by the user to minimize the
processing required to handle the communications link.
Multi-function output allows more package functions with
fewer I/O pins
■
44-PLCC or 48-TQFP package
■
© 2009 National Semiconductor Corporation
202048
www.national.com