5秒后页面跳转
NLVHCT244ADWR2G PDF预览

NLVHCT244ADWR2G

更新时间: 2024-11-21 11:01:43
品牌 Logo 应用领域
安森美 - ONSEMI 驱动总线驱动器总线收发器
页数 文件大小 规格书
8页 114K
描述
八路 3 态非反相缓冲器/线路驱动器/线路接收器,TTL 电平

NLVHCT244ADWR2G 数据手册

 浏览型号NLVHCT244ADWR2G的Datasheet PDF文件第2页浏览型号NLVHCT244ADWR2G的Datasheet PDF文件第3页浏览型号NLVHCT244ADWR2G的Datasheet PDF文件第4页浏览型号NLVHCT244ADWR2G的Datasheet PDF文件第5页浏览型号NLVHCT244ADWR2G的Datasheet PDF文件第6页浏览型号NLVHCT244ADWR2G的Datasheet PDF文件第7页 
MC74HCT244A  
Octal 3−State Noninverting  
Buffer/Line Driver/  
Line Receiver with  
LSTTL−Compatible Inputs  
http://onsemi.com  
High−Performance Silicon−Gate CMOS  
The MC74HCT244A is identical in pinout to the LS244. This  
device may be used as a level converter for interfacing TTL or NMOS  
outputs to High−Speed CMOS inputs. The HCT244A is an octal  
noninverting buffer line driver line receiver designed to be used with  
3−state memory address drivers, clock drivers, and other bus−oriented  
systems. The device has non−inverted outputs and two active−low  
output enables.  
PDIP−20  
N SUFFIX  
CASE 738  
1
SOIC−20W  
DW SUFFIX  
CASE 751D  
The HCT244A is the non−inverting version of the HCT240. See  
also HCT241.  
1
Features  
TSSOP−20  
DT SUFFIX  
CASE 948E  
Output Drive Capability: 15 LSTTL Loads  
TTL NMOS−Compatible Input Levels  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 4.5 to 5.5 V  
Low Input Current: 1 mA  
1
SOEIAJ−20  
M SUFFIX  
CASE 967  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
1
Chip Complexity: 112 FETs or 28 Equivalent Gates  
Pb−Free Packages are Available  
PIN ASSIGNMENT  
ENABLE A  
1
20  
V
CC  
A1  
YB4  
A2  
2
3
4
19  
18  
17  
ENABLE B  
YA1  
2
4
6
18  
16  
14  
A1  
A2  
A3  
YA1  
YA2  
YA3  
B4  
YB3  
A3  
5
6
7
8
9
16  
15  
14  
13  
12  
YA2  
B3  
YB2  
A4  
YA3  
B2  
8
12  
9
A4  
B1  
YA4  
YB1  
NONINVERTING  
OUTPUTS  
DATA INPUTS  
YB1  
YA4  
11  
GND 10  
11 B1  
13  
15  
17  
7
5
3
B2  
B3  
B4  
YB2  
YB3  
YB4  
FUNCTION TABLE  
Inputs  
Enable A,  
Enable B A, B  
Outputs  
YA, YB  
L
L
H
L
H
X
L
H
Z
1
PIN 20 = V  
CC  
PIN 10 = GND  
ENABLE A  
ENABLE B  
OUTPUT  
ENABLES  
19  
Z = high impedance, X = don’t care  
ORDERING AND MARKING INFORMATION  
See detailed ordering, shipping, and marking information in  
the package dimensions section on page 5 of this data sheet.  
Figure 1. Logic Diagram  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 − Rev. 11  
MC74HCT244A/D  

与NLVHCT244ADWR2G相关器件

型号 品牌 获取价格 描述 数据表
NLVHCT245ADTR2G ONSEMI

获取价格

Octal 3-State Non-Inverting Bus Transceiver
NLVHCT273ADWR2G ONSEMI

获取价格

八路 D 触发器
NLVHCT366ADTR2G ONSEMI

获取价格

六路缓冲器/线路驱动器,3 态,反相,TTL
NLVHCT373ADWR2G ONSEMI

获取价格

八路锁存
NLVHCT374ADTR2G ONSEMI

获取价格

Octal 3-State Non-inverting D Flip-Flop
NLVHCT4851ADTR2G ONSEMI

获取价格

Analog Multiplexers/ Demultiplexers with Injection Current Effect Control with LSTTL Compa
NLVHCT4852ADTR2G ONSEMI

获取价格

Analog Multiplexers/ Demultiplexers
NLVHCT541ADTR2G ONSEMI

获取价格

Octal 3-State Non-inverting Buffer/Line Driver/Line Receiver, TTL Level
NLVHCT541ADWR2G ONSEMI

获取价格

Octal 3-State Non-inverting Buffer/Line Driver/Line Receiver, TTL Level
NLVHCT574ADWR2G ONSEMI

获取价格

Octal 3-State Non-inverting D Flip-Flop