MC74VHC32
Quad 2-Input OR Gate
The MC74VHC32 is an advanced high speed CMOS 2−input OR
gate fabricated with silicon gate CMOS technology. It achieves high
speed operation similar to equivalent Bipolar Schottky TTL while
maintaining CMOS low power dissipation.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V
systems to 3.0 V systems.
http://onsemi.com
MARKING
DIAGRAMS
Features
14
14
• High Speed: t = 3.8 ns (Typ) at V = 5.0 V
PD
CC
1
VHC32G
AWLYWW
• Low Power Dissipation: I = 2.0 mA (Max) at T = 25°C
CC
A
SOIC−14
D SUFFIX
CASE 751A
• High Noise Immunity: V
= V
= 28% V
NIL CC
NIH
• Power Down Protection Provided on Inputs
• Balanced Propagation Delays
1
• Designed for 2.0 V to 5.5 V Operating Range
• Low Noise: V
= 0.8 V (Max)
14
14
OLP
VHC
32
ALYW ꢀ
ꢀ
• Pin and Function Compatible with Other Standard Logic Families
• Latchup Performance Exceeds 300 mA
1
TSSOP
• ESD Performance:
1
DT SUFFIX
CASE 948G
Human Body Model > 2000 V;
Machine Model > 200 V
• Chip Complexity: 48 FETs or 12 Equivalent Gates
• These Devices are Pb−Free and are RoHS Compliant
A
= Assembly Location
= Year
WL, L = Wafer Lot
Y
WW, W = Work Week
G or ꢀ = Pb−Free Package
1
A1
3
Y1
2
B1
4
(Note: Microdot may be in either location)
A2
6
Y2
5
B2
FUNCTION TABLE
Y = A+B
9
Inputs
Output
A3
8
Y3
10
A
B
Y
B3
12
L
L
L
H
L
L
H
H
H
A4
11
Y4
13
H
H
B4
H
Figure 1. Logic Diagram
V
B4
13
A4
12
Y4
11
B3
10
A3
9
Y3
8
CC
14
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
1
2
3
4
5
6
7
A1
B1
Y1
A2
B2
Y2 GND
(Top View)
Figure 2. Pinout: 14−Lead Packages
© Semiconductor Components Industries, LLC, 2014
1
Publication Order Number:
September, 2014 − Rev. 7
MC74VHC32/D