MC74VHC126
Quad Bus Buffer
with 3−State Control Inputs
The MC74VHC126 is a high speed CMOS quad bus buffer
fabricated with silicon gate CMOS technology. It achieves
noninverting high speed operation similar to equivalent Bipolar
Schottky TTL while maintaining CMOS low power dissipation.
The MC74VHC126 requires the 3−state control input (OE) to be set
Low to place the output into high impedance.
http://onsemi.com
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V
systems to 3.0 V systems.
14−LEAD SOIC
D SUFFIX
CASE 751A
14−LEAD TSSOP
DT SUFFIX
CASE 948G
• High Speed: t = 3.8 ns (Typ) at V = 5.0 V
PD
CC
• Low Power Dissipation: I = 4.0 μA (Max) at T = 25°C
CC
A
• High Noise Immunity: V
= V
= 28% V
PIN CONNECTIONS
NIH
NIL CC
• Power Down Protection Provided on Inputs
• Balanced Propagation Delays
OE1
A1
1
2
14
13 OE4
12
V
CC
• Designed for 2.0 V to 5.5 V Operating Range
Y1
3
4
A4
• Low Noise: V
= 0.8 V (Max)
OLP
OE2
11 Y4
• Pin and Function Compatible with Other Standard Logic Families
• Latchup Performance Exceeds 300 mA
A2
Y2
5
6
10 OE3
9
8
A3
Y3
• ESD Performance: HBM > 2000 V; Machine Model > 200 V
• Chip Complexity: 72 FETs or 18 Equivalent Gates
• These Devices are Pb−Free and are RoHS Compliant
GND
7
(Top View)
ORDERING INFORMATION
Device
MC74VHC126DR2G
Package
Shipping
2500 Units/Reel
SOIC
MC74VHC126DTR2G TSSOP 2500 Units/Reel
DEVICE MARKING INFORMATION
See general marking information in the device marking
section on page 7 of this data sheet.
© Semiconductor Components Industries, LLC, 2011
1
Publication Order Number:
May, 2011 − Rev. 5
MC74VHC126/D