5秒后页面跳转
NLU2G16MUTCG PDF预览

NLU2G16MUTCG

更新时间: 2024-02-13 05:20:14
品牌 Logo 应用领域
安森美 - ONSEMI 栅极触发器逻辑集成电路
页数 文件大小 规格书
8页 93K
描述
Dual Non-Inverting Buffer

NLU2G16MUTCG 技术参数

是否无铅:不含铅生命周期:Active
零件包装代码:DFN包装说明:VSON, SOLCC6,.04,16
针数:6Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.29Is Samacsys:N
系列:2GJESD-30 代码:R-XDSO-N6
JESD-609代码:e4长度:1.2 mm
负载电容(CL):50 pF逻辑集成电路类型:BUFFER
最大I(ol):0.00005 A湿度敏感等级:1
功能数量:2输入次数:1
端子数量:6最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:UNSPECIFIED
封装代码:VSON封装等效代码:SOLCC6,.04,16
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:1.8/5 VProp。Delay @ Nom-Sup:14.5 ns
传播延迟(tpd):14.5 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:0.55 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:NO LEAD端子节距:0.4 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:1 mmBase Number Matches:1

NLU2G16MUTCG 数据手册

 浏览型号NLU2G16MUTCG的Datasheet PDF文件第2页浏览型号NLU2G16MUTCG的Datasheet PDF文件第3页浏览型号NLU2G16MUTCG的Datasheet PDF文件第4页浏览型号NLU2G16MUTCG的Datasheet PDF文件第5页浏览型号NLU2G16MUTCG的Datasheet PDF文件第6页浏览型号NLU2G16MUTCG的Datasheet PDF文件第7页 
NLU2G16  
Dual Non-Inverting Buffer  
The NLU2G16 MiniGatet is an advanced high-speed CMOS dual  
non-inverting buffer in ultra-small footprint.  
The NLU2G16 input and output structures provide protection when  
voltages up to 7.0 V are applied, regardless of the supply voltage.  
http://onsemi.com  
MARKING  
DIAGRAMS  
Features  
ꢀHigh Speed: t = 3.5 ns (Typ) @ V = 5.0 V  
PD  
CC  
ꢀLow Power Dissipation: I = 1 mA (Max) at T = 25°C  
CC  
A
ꢀPower Down Protection Provided on inputs  
UDFN6  
MU SUFFIX  
CASE 517AA  
ꢀBalanced Propagation Delays  
M
ꢀOvervoltage Tolerant (OVT) Input and Output Pins  
ꢀUltra-Small Packages  
1
ꢀThese are Pb-Free Devices  
ULLGA6  
1.0 x 1.0  
CASE 613AD  
CM  
CM  
1
IN A1  
GND  
IN A2  
1
2
3
6
5
OUT Y1  
ULLGA6  
1.2 x 1.0  
CASE 613AE  
V
CC  
1
ULLGA6  
1.45 x 1.0  
CASE 613AF  
M
4
OUT Y2  
1
Figure 1. Pinout (Top View)  
C or 4 = Device Marking  
= Date Code  
M
1
IN A1  
IN A2  
OUT Y1  
OUT Y2  
PIN ASSIGNMENT  
1
IN A1  
GND  
IN A2  
1
2
3
4
5
6
Figure 2. Logic Symbol  
OUT Y2  
V
CC  
OUT Y1  
FUNCTION TABLE  
A
Y
L
L
H
H
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
©ꢀ Semiconductor Components Industries, LLC, 2008  
March, 2008 - Rev. 2  
1
Publication Order Number:  
NLU2G16/D  

NLU2G16MUTCG 替代型号

型号 品牌 替代类型 描述 数据表
NLX2G16BMX1TCG ONSEMI

完全替代

Dual Buffer
NLU2G16BMX1TCG ONSEMI

类似代替

Dual Non-Inverting Buffer

与NLU2G16MUTCG相关器件

型号 品牌 获取价格 描述 数据表
NLU2G17 ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2G17_16 ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2G17AMUTCG ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2G17AMX1TCG ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2G17BMX1TCG ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2G17CMUTCG ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2G17CMX1TCG ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2G17MUTCG ONSEMI

获取价格

Dual Non-Inverting Schmitt-Trigger Buffer
NLU2GU04 ONSEMI

获取价格

Dual Unbuffered Inverter
NLU2GU04AMUTCG ONSEMI

获取价格

2G SERIES, DUAL 1-INPUT INVERT GATE, PDSO6, 1.45 X 1 MM, 0.50 MM PITCH, LEAD FREE, UDFN-6