5秒后页面跳转
NL27WZ16MU2TCG PDF预览

NL27WZ16MU2TCG

更新时间: 2023-06-19 14:34:11
品牌 Logo 应用领域
安森美 - ONSEMI 栅极
页数 文件大小 规格书
6页 76K
描述
双缓冲器

NL27WZ16MU2TCG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOT-363
包装说明:TSSOP, TSSOP6,.08针数:6
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.63系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2 mm负载电容(CL):50 pF
逻辑集成电路类型:BUFFER最大I(ol):0.024 A
湿度敏感等级:1功能数量:2
输入次数:1端子数量:6
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
最大电源电流(ICC):0.01 mAProp。Delay @ Nom-Sup:5.1 ns
传播延迟(tpd):10.2 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
宽度:1.25 mmBase Number Matches:1

NL27WZ16MU2TCG 数据手册

 浏览型号NL27WZ16MU2TCG的Datasheet PDF文件第2页浏览型号NL27WZ16MU2TCG的Datasheet PDF文件第3页浏览型号NL27WZ16MU2TCG的Datasheet PDF文件第4页浏览型号NL27WZ16MU2TCG的Datasheet PDF文件第5页浏览型号NL27WZ16MU2TCG的Datasheet PDF文件第6页 
NL27WZ16  
Dual Buffer  
The NL27WZ16 is a high performance dual buffer operating from a  
1.65 to 5.5 V supply. At V = 3 V, high impedance TTL compatible  
CC  
inputs significantly reduce current loading to input drivers while TTL  
compatible outputs offer improved switching noise performance.  
http://onsemi.com  
Features  
Extremely High Speed: t 2.0 ns (typical) at V = 5 V  
PD  
CC  
Designed for 1.65 V to 5.5 V V Operation  
MARKING  
DIAGRAMS  
CC  
Over Voltage Tolerant Inputs  
LVTTL Compatible − Interface Capability With 5 V TTL Logic  
SC−88/SC−70−6/SOT−363  
DF SUFFIX  
with V = 3 V  
CC  
MR M G  
LVCMOS Compatible  
G
CASE 419B  
1
24 mA Balanced Output Sink and Source Capability  
1
Near Zero Static Supply Current Substantially Reduces System  
Power Requirements  
Chip Complexity: FET = 72; Equivalent Gate = 18  
Pb−Free Packages are Available  
TSOP−6  
DT SUFFIX  
CASE 318G  
MR M G  
G
1
1
MR = Device Code  
M
G
= Date Code*  
= Pb−Free Package  
6
5
4
OUT Y1  
1
2
IN A1  
GND  
(Note: Microdot may be in either location)  
*Date Code orientation and/or position and underbar  
may vary depending upon manufacturing location.  
V
CC  
3
OUT Y2  
IN A2  
PIN ASSIGNMENT  
Figure 1. Pinout (Top View)  
1
2
3
4
5
6
IN A1  
GND  
IN A2  
OUT Y2  
V
CC  
1
1
IN A1  
IN A2  
OUT Y1  
OUT Y2  
OUT Y1  
FUNCTION TABLE  
Figure 2. Logic Symbol  
A Input  
Y Output  
L
L
H
H
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
© Semiconductor Components Industries, LLC, 2007  
1
Publication Order Number:  
February, 2007 − Rev. 5  
NL27WZ16/D  

与NL27WZ16MU2TCG相关器件

型号 品牌 获取价格 描述 数据表
NL27WZ16MU3TCG ONSEMI

获取价格

双缓冲器
NL27WZ17 ONSEMI

获取价格

Dual Non-Inverting Schmitt Trigger Buffer
NL27WZ17_04 ONSEMI

获取价格

Dual Non-Inverting Schmitt Trigger Buffer
NL27WZ17_12 ONSEMI

获取价格

Dual Non-Inverting Schmitt Trigger Buffer
NL27WZ17DBVT1G ONSEMI

获取价格

双非反相缓冲器,带施密特触发器输入
NL27WZ17DFT2 ONSEMI

获取价格

Dual Non-Inverting Schmitt Trigger Buffer
NL27WZ17DFT2G ONSEMI

获取价格

Dual Non-Inverting Schmitt Trigger Buffer
NL27WZ17DFT2G-L22348 ONSEMI

获取价格

Dual Non-Inverting Buffer withSchmitt Trigger Input
NL27WZ17MU1TCG ONSEMI

获取价格

双非反相缓冲器,带施密特触发器输入
NL27WZ17MU3TCG ONSEMI

获取价格

双非反相缓冲器,带施密特触发器输入