5秒后页面跳转
NL17SZ125XV5T2G PDF预览

NL17SZ125XV5T2G

更新时间: 2024-09-15 03:04:51
品牌 Logo 应用领域
安森美 - ONSEMI 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 141K
描述
Non-Inverting 3-State Buffer

NL17SZ125XV5T2G 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOT
包装说明:VSOF, FL5/6,.047,20针数:5
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.39控制类型:ENABLE LOW
系列:17SZJESD-30 代码:R-PDSO-F5
JESD-609代码:e3长度:1.6 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:5
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:VSOF
封装等效代码:FL5/6,.047,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TR
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.01 mAProp。Delay @ Nom-Sup:6 ns
传播延迟(tpd):10.5 ns认证状态:Not Qualified
座面最大高度:0.6 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:TTL温度等级:MILITARY
端子面层:Tin (Sn)端子形式:FLAT
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:1.2 mm
Base Number Matches:1

NL17SZ125XV5T2G 数据手册

 浏览型号NL17SZ125XV5T2G的Datasheet PDF文件第2页浏览型号NL17SZ125XV5T2G的Datasheet PDF文件第3页浏览型号NL17SZ125XV5T2G的Datasheet PDF文件第4页浏览型号NL17SZ125XV5T2G的Datasheet PDF文件第5页浏览型号NL17SZ125XV5T2G的Datasheet PDF文件第6页浏览型号NL17SZ125XV5T2G的Datasheet PDF文件第7页 
NL17SZ125  
Non−Inverting 3−State Buffer  
The NL17SZ125 is a high performance noninverting buffer operating  
from a 1.65 V to 5.5 V supply.  
Extremely High Speed: t 2.6 ns (typical) at V = 5.0 V  
PD  
CC  
Designed for 1.65 V to 5.5 V V Operation  
CC  
http://onsemi.com  
MARKING  
Overvoltage Tolerant Inputs and Outputs  
LVTTL Compatible Interface Capability With 5.0 V TTL Logic  
with V = 3.0 V  
CC  
DIAGRAM  
LVCMOS Compatible  
24 mA Balanced Output Sink and Source Capability  
Near Zero Static Supply Current Substantially Reduces System  
M0 M G  
Power Requirements  
G
SC88A (SOT353)  
DF SUFFIX  
3State OE Input is ActiveLow  
Replacement for NC7SZ125  
Chip Complexity = 36 FETs  
PbFree Packages are Available  
CASE 419A  
M0 MG  
G
SOT553  
XV5 SUFFIX  
CASE 463B  
1
2
3
5
4
V
CC  
OE  
IN A  
GND  
M0 = Specific Device Code  
D
= Date Code  
= PbFree Package  
G
(Note: Microdot may be in either location)  
*Date Code orientation and/or position may vary  
depending upon manufacturing location.  
OUT Y  
Figure 1. Pinout (Top View)  
PIN ASSIGNMENT  
1
2
3
4
5
OE  
IN A  
GND  
OE  
IN A  
EN  
OUT Y  
OUT Y  
V
CC  
Figure 2. Logic Symbol  
FUNCTION TABLE  
A Input  
OE Input  
Y Output  
L
L
L
H
X
L
H
Z
H
X = Don’t Care  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2005  
1
Publication Order Number:  
September, 2005 Rev. 5  
NL17SZ125/D  

NL17SZ125XV5T2G 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC1G125DBVT TI

功能相似

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
SN74LVC1G125DBVR TI

功能相似

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT
NL17SZ126XV5T2G ONSEMI

功能相似

Non−Inverting 3−State Buffer

与NL17SZ125XV5T2G相关器件

型号 品牌 获取价格 描述 数据表
NL17SZ125XV5T2G-L22087 ONSEMI

获取价格

Single Non-Inverting Buffer, 3-State
NL17SZ126 ONSEMI

获取价格

Non-inverting 3-State Buffer
NL17SZ126/D ETC

获取价格

Non-inverting 3-State Buffer
NL17SZ126_06 ONSEMI

获取价格

Non−Inverting 3−State Buffer
NL17SZ126_12 ONSEMI

获取价格

Non-Inverting 3-State Buffer
NL17SZ126_16 ONSEMI

获取价格

Non-Inverting 3-State Buffer
NL17SZ126_18 ONSEMI

获取价格

Non-Inverting 3-State Buffer
NL17SZ126DBVT1G ONSEMI

获取价格

Non-Inverting 3-State Buffer
NL17SZ126DF ETC

获取价格

LOGIC GATE|BUFFER|CMOS|TSSOP|6PIN|PLASTIC
NL17SZ126DFT2 ONSEMI

获取价格

Non−Inverting 3−State Buffer