5秒后页面跳转
NL17SV32XV5T2G PDF预览

NL17SV32XV5T2G

更新时间: 2024-10-02 03:46:23
品牌 Logo 应用领域
安森美 - ONSEMI 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
5页 122K
描述
Single Gate 2−Input OR Gate

NL17SV32XV5T2G 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOT
包装说明:VSOF, FL6,.047,20针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:1.25
Is Samacsys:N系列:AUP/ULP/V
JESD-30 代码:R-PDSO-F5JESD-609代码:e3
长度:1.6 mm负载电容(CL):15 pF
逻辑集成电路类型:OR GATE最大I(ol):0.002 A
湿度敏感等级:1功能数量:1
输入次数:2端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VSOF
封装等效代码:FL6,.047,20封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:1.2/3.3 V
Prop。Delay @ Nom-Sup:18.6 ns传播延迟(tpd):15.8 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:0.6 mm子类别:Gates
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.9 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin (Sn)端子形式:FLAT
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:1.2 mm
Base Number Matches:1

NL17SV32XV5T2G 数据手册

 浏览型号NL17SV32XV5T2G的Datasheet PDF文件第2页浏览型号NL17SV32XV5T2G的Datasheet PDF文件第3页浏览型号NL17SV32XV5T2G的Datasheet PDF文件第4页浏览型号NL17SV32XV5T2G的Datasheet PDF文件第5页 
NL17SV32XV5T2  
Single Gate 2−Input OR Gate  
The NL17SV32 is an ultrahigh performance 2 input OR gate  
manufactured in 0.35 m CMOS technology with excellent  
performance down to 0.9 V. This device is ideal for extremely  
highspeed and highdrive applications. Additionally, limitations of  
board space are no longer a constraint. The very small SOT553  
makes this device fit most tight designs and spaces.  
http://onsemi.com  
Features  
MARKING  
DIAGRAM  
Extremely High Speed: t = 1.0 ns (Typ) at V = 3.3 V  
PD  
CC  
Designed for 0.9 to 3.3 V Operation  
UM MG  
Overvoltage Tolerance (OVT)* Input Pins Permit Logic Translation  
Balanced "24 mA Output Drive @ 3.3 V  
Near Zero Static Supply Current  
UltraTiny SOT553 5 Pin Package Only 1.6 x 1.6 x 0.6 mm  
These are PbFree Devices  
SOT553  
CASE 463B  
G
UM  
M
A
= Device Code  
= Date Code*  
= Assembly Location  
= Year  
Y
Typical Applications  
Cellular  
Digital Camera  
PDA  
Digital Video  
W
G
= Work Week  
= PbFree Package  
(Note: Microdot may be in either location)  
PIN DIAGRAM  
Important Information  
5
4
V
Y
A
B
1
2
3
CC  
High ESD Ratings for Handling:  
Human Body Model: 2000 V  
Machine Model: 200 V  
Latchup Max Rating: 500 mA  
GND  
Industry Standard  
Compatible with Fairchild’s NC7SV32 and TI’s SN74AUC1G32  
FUNCTION TABLE  
PIN ASSIGNMENT  
1
2
3
4
5
Input  
Input  
GND  
A
Input A  
Input B  
Output Y  
B
L
L
H
H
L
H
L
L
H
H
H
Output  
Y
H
V
CC  
*Overvoltage Tolerance (OVT) enables input pins to function outside (higher) of  
their operating voltages, with no damage to the devices or to signal integrity.  
ORDERING INFORMATION  
IN A  
Device  
NL17SV32XV5T2  
Package  
Shipping†  
w1  
OUT Y  
IN B  
SOT553* 4000 Tape & Reel  
NL17SV32XV5T2G SOT553* 4000 Tape & Reel  
Figure 1. Logic Symbol  
†For information on tape and reel specifications,  
including part orientation and tape sizes, please  
refer to our Tape and Reel Packaging Specifications  
Brochure, BRD8011/D.  
*This package is inherently PbFree.  
©
Semiconductor Components Industries, LLC, 2005  
1
Publication Order Number:  
September, 2005 Rev. 2  
NL17SV32XV5T2/D  

NL17SV32XV5T2G 替代型号

型号 品牌 替代类型 描述 数据表
NL17SV32XV5T2 ONSEMI

类似代替

Single Gate 2−Input OR Gate
SN74AUC1G32DRLRG4 TI

功能相似

SINGLE 2-INPUT POSITIVE-OR GATE

与NL17SV32XV5T2G相关器件

型号 品牌 获取价格 描述 数据表
NL17SZ00 ONSEMI

获取价格

Single 2-Input NAND Gate
NL17SZ00/D ETC

获取价格

Single 2-Input NAND Gate
NL17SZ00_06 ONSEMI

获取价格

Single 2−Input NAND Gate
NL17SZ00_16 ONSEMI

获取价格

Single 2-Input NAND Gate
NL17SZ00_18 ONSEMI

获取价格

Single 2-Input NAND Gate
NL17SZ00AMUTCG ONSEMI

获取价格

LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO6, 1.45 X 1 MM, 0.50 PITCH, ROHS COMPLIANT, UDFN-
NL17SZ00CMUTCG ONSEMI

获取价格

LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO6, 1 X 1 MM, 0.35 PITCH, ROHS COMPLIANT, UDFN-6
NL17SZ00DBVT1G ONSEMI

获取价格

Single 2-Input NAND Gate
NL17SZ00DFT2 ONSEMI

获取价格

Single 2-Input NAND Gate
NL17SZ00DFT2G ONSEMI

获取价格

Single 2-Input NAND Gate