5秒后页面跳转
NL17SH08P5T5G PDF预览

NL17SH08P5T5G

更新时间: 2024-09-30 12:49:15
品牌 Logo 应用领域
安森美 - ONSEMI 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
5页 104K
描述
Single 2-Input AND Gate

NL17SH08P5T5G 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:SOT包装说明:VSOF, FL6,.03,14
针数:5Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:2 weeks
风险等级:1.56Is Samacsys:N
系列:17SHJESD-30 代码:R-PDSO-F5
JESD-609代码:e3长度:1 mm
负载电容(CL):50 pF逻辑集成电路类型:AND GATE
最大I(ol):0.004 A湿度敏感等级:1
功能数量:1输入次数:2
端子数量:5最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSOF封装等效代码:FL6,.03,14
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/5.5 VProp。Delay @ Nom-Sup:16.5 ns
传播延迟(tpd):16.5 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:0.4 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin (Sn)
端子形式:FLAT端子节距:0.35 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:0.8 mmBase Number Matches:1

NL17SH08P5T5G 数据手册

 浏览型号NL17SH08P5T5G的Datasheet PDF文件第2页浏览型号NL17SH08P5T5G的Datasheet PDF文件第3页浏览型号NL17SH08P5T5G的Datasheet PDF文件第4页浏览型号NL17SH08P5T5G的Datasheet PDF文件第5页 
NL17SH08  
Single 2-Input AND Gate  
The NL17SH08 is an advanced high speed CMOS 2input AND  
gate fabricated with silicon gate CMOS technology.  
The internal circuit is composed of multiple stages, including a  
buffer output which provides high noise immunity and stable output.  
The NL17SH08 input structure provides protection when voltages  
up to 7.0 V are applied, regardless of the supply voltage. This allows  
the NL17SH08 to be used to interface 5.0 V circuits to  
3.0 V circuits.  
http://onsemi.com  
MARKING  
DIAGRAM  
Features  
High Speed: t = 3.5 ns (Typ) at V = 5.0 V  
PD  
CC  
SOT953  
CASE 527AE  
EM  
1
Low Power Dissipation: I = 1.0 mA (Max) at T = 25°C  
CC  
A
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
Pin and Function Compatible with Other Standard Logic Families  
These are PbFree Devices  
E
M
= Specific Device Code  
= Month Code  
PIN ASSIGNMENT  
1
2
3
4
5
IN A  
GND  
IN B  
V
1
2
3
5
IN A  
GND  
IN B  
CC  
OUT Y  
V
CC  
FUNCTION TABLE  
4
OUT Y  
Inputs  
Output  
Y
A
B
L
L
L
H
L
L
L
Figure 1. Pinout (Top View)  
H
H
L
H
H
IN A  
IN B  
&
OUT Y  
ORDERING INFORMATION  
Figure 2. Logic Symbol  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
© Semiconductor Components Industries, LLC, 2011  
1
Publication Order Number:  
August, 2011 Rev. 1  
NL17SH08/D  

与NL17SH08P5T5G相关器件

型号 品牌 获取价格 描述 数据表
NL17SH125 ONSEMI

获取价格

Non-Inverting 3-State Buffer
NL17SH125P5T5G ONSEMI

获取价格

Non-Inverting 3-State Buffer
NL17SH126 ONSEMI

获取价格

Noninverting 3-State Buffer
NL17SH126P5T5G ONSEMI

获取价格

Noninverting 3-State Buffer
NL17SH14 ONSEMI

获取价格

Single Schmitt-Trigger Inverter
NL17SH14P5T5G ONSEMI

获取价格

Single Schmitt-Trigger Inverter
NL17SH17 ONSEMI

获取价格

Single Schmitt-Trigger Inverter
NL17SH17P5T5G ONSEMI

获取价格

Single Schmitt-Trigger Inverter
NL17SH32 ONSEMI

获取价格

Single 2-Input OR Gate
NL17SH32P5T5G ONSEMI

获取价格

Single 2-Input OR Gate