5秒后页面跳转
NC7WZ125L8X PDF预览

NC7WZ125L8X

更新时间: 2024-01-10 19:36:10
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
8页 176K
描述
TinyLogic UHS Dual Buffer with 3-STATE Outputs

NC7WZ125L8X 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:MICROPAK MLP
包装说明:VQCCN, LCC8,.06SQ,20针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.41
控制类型:ENABLE LOW系列:LVC/LCX/Z
JESD-30 代码:S-XQCC-N8JESD-609代码:e4
长度:1.6 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.024 A
湿度敏感等级:1位数:1
功能数量:2端口数量:2
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:UNSPECIFIED
封装代码:VQCCN封装等效代码:LCC8,.06SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, VERY THIN PROFILE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:6 ns
传播延迟(tpd):13 ns认证状态:Not Qualified
座面最大高度:0.55 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Gold (Ni/Au)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:1.6 mm
Base Number Matches:1

NC7WZ125L8X 数据手册

 浏览型号NC7WZ125L8X的Datasheet PDF文件第2页浏览型号NC7WZ125L8X的Datasheet PDF文件第3页浏览型号NC7WZ125L8X的Datasheet PDF文件第4页浏览型号NC7WZ125L8X的Datasheet PDF文件第5页浏览型号NC7WZ125L8X的Datasheet PDF文件第6页浏览型号NC7WZ125L8X的Datasheet PDF文件第7页 
March 2001  
Revised June 2003  
NC7WZ125  
TinyLogic UHS Dual Buffer with 3-STATE Outputs  
General Description  
Features  
The NC7WZ125 is a Dual Non-Inverting Buffer with inde-  
pendent active LOW enables for the 3-STATE outputs. The  
Ultra High Speed device is fabricated with advanced  
CMOS technology to achieve superior switching perfor-  
mance with high output drive while maintaining low static  
power dissipation over a broad VCC operating range. The  
Space saving US8 surface mount package  
MicroPak leadless package  
Ultra High Speed; tPD 2.6 ns typ into 50 pF at 5V VCC  
High Output Drive; ±24 mA at 3V VCC  
Broad VCC Operating Range; 1.65V to 5.5V  
device is specified to operate over the 1.65V to 5.5V VCC  
Matches the performance of LCX when operated at  
3.3V VCC  
operating range. The inputs and outputs are high imped-  
ance when VCC is 0V. Inputs tolerate voltages up to 5.5V  
Power down high impedance inputs/outputs  
independent of VCC operating range. Outputs tolerate volt-  
ages above VCC when in the 3-STATE condition.  
Overvoltage tolerant inputs facilitate 5V to 3V translation  
Outputs are overvoltage tolerant in 3-STATE mode  
Patented noise/EMI reduction circuitry implemented  
Ordering Code:  
Product  
Order  
Package  
Code  
Package Description  
Supplied As  
Number  
Number Top Mark  
NC7WZ125K8X MAB08A  
NC7WZ125L8X MAC08A  
WZ25  
P3  
8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide 3k Units on Tape and Reel  
8-Lead MicroPak, 1.6 mm Wide  
5k Units on Tape and Reel  
Logic Symbol  
Connection Diagrams  
IEEE/IEC  
Pin Descriptions  
Pin Names  
Description  
(Top View)  
OEn  
An  
Enable Inputs for 3-STATE Outputs  
Input  
Pad Assignments for MicroPak  
Yn  
3-STATE Outputs  
Function Table  
Inputs  
Output  
Yn  
An  
OE  
L
L
H
L
L
H
Z
L
(Top Thru View)  
H
H
H
Z
H = HIGH Logic Level  
L = LOW Logic Level  
Z = 3-STATE  
TinyLogic is a registered trademark of Fairchild Semiconductor Corporation.  
MicroPak is a trademark of Fairchild Semiconductor Corporation.  
© 2003 Fairchild Semiconductor Corporation  
DS500396  
www.fairchildsemi.com  

NC7WZ125L8X 替代型号

型号 品牌 替代类型 描述 数据表
NC7WZ125L8X ONSEMI

类似代替

TinyLogic UHS 缓冲器,带 3 态输出

与NC7WZ125L8X相关器件

型号 品牌 获取价格 描述 数据表
NC7WZ125L8X-L22185 ONSEMI

获取价格

TinyLogic UHS 缓冲器,带 3 态输出
NC7WZ126 FAIRCHILD

获取价格

TinyLogic UHS Dual Buffer with 3-STATE Outputs
NC7WZ126K8X FAIRCHILD

获取价格

TinyLogic UHS Dual Buffer with 3-STATE Outputs
NC7WZ126K8X ONSEMI

获取价格

带3态输出的TinyLogic UHS缓冲器
NC7WZ126L8X FAIRCHILD

获取价格

TinyLogic UHS Dual Buffer with 3-STATE Outputs
NC7WZ126L8X ONSEMI

获取价格

带3态输出的TinyLogic UHS缓冲器
NC7WZ126L8X-L22185 ONSEMI

获取价格

带3态输出的TinyLogic UHS缓冲器
NC7WZ126P8X ETC

获取价格

2-Bit Buffer/Driver
NC7WZ132 FAIRCHILD

获取价格

TinyLogic UHS Dual 2-Input NAND Gate
NC7WZ132_08 FAIRCHILD

获取价格

TinyLogic UHS Dual 2-Input NAND Gate with Schmitt Trigger Inputs