Datasheet > NC7SV57P6X_10

NC7SV57P6X_10

更新时间： 2024-11-26 01:02:43

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		栅
页数	文件大小	规格书
14页	633K
描述
TinyLogicÂ® ULP-A Universal Configurable Two-Input Logic Gates

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

NC7SV57P6X_10 数据手册

December 2010

NC7SV57 / NC7SV58

TinyLogic^®ULP-A Universal Configurable Two-Input

Logic Gates

Features

Description

The NC7SV57 and NC7SV58 are universal configurable

two-input logic gates from Fairchild’s Ultra-Low Power

(ULP-A) series of TinyLogic^®. ULP-A is ideal for

applications that require extreme high-speed, high

drive, and low power. This product is designed for a

0.9V to 3.6V V_CCSupply Operation

3.6V Over-Voltage Tolerant I/Os at V_CC

from 0.9V to 3.6V

Extremely High Speed tPD

wide low-voltage operating range (0.9V to 3.6V V_CC

)

- 2.5ns: Typical for 2.7V to 3.6V V_CC

- 3.1ns: Typical for 2.3V to 2.7V V_CC

- 4.0ns: Typical for 1.65V to 1.95V V_CC

- 6.0ns: Typical for 1.4V to 1.6V V_CC

- 8.0ns: Typical for 1.1V to 1.3V V_CC

- 23.0ns: Typical for 0.9V V_CC

and applications that require more drive and speed than

the TinyLogic^®ULP series, but still offer best-in-class,

low-power operation.

Each device is capable of being configured for 1 of 5

unique two-input logic functions. Any possible two-input

combinatorial logic function can be implemented, as

shown in the Function Selection Table. Device

functionality is selected by how the device is wired at

the board level. Figures 1 through 10 illustrate how to

connect the NC7SV57 and NC7SV58, respectively, for

the desired logic function. All inputs have been

implemented with hysteresis.

Power-Off High-Impedance Inputs and Outputs

High Static Drive (I_OH/I_OL

- ±24mA at 3.00V V_CC

- ±18mA at 2.30V V_CC

- ±6mA at 1.65V V_CC

- ±4mA at 1.4V V_CC

- ±2mA at 1.1V V_CC

- ±0.1mA at 0.9V V_CC

)

The NC7SV57 and NC7SV58 are uniquely designed for

optimized power and speed and are fabricated with an

advanced CMOS technology to achieve high-speed

operation while maintaining low CMOS power

dissipation.

Proprietary Quiet Series™ Noise/EMI Reduction

Ultra-Small MicroPak™ Package

Ultra-Low Dynamic Power

Ordering Information

Part Number

Top Mark

Package

Packing Method

3000 Units on

Tape & Reel

NC7SV57P6X

V57

6-Lead SC70, EIAJ SC-88a, 1.25mm Wide

NC7SV57L6X

NC7SV57FHX

6-Lead Micropak™, 1.0mm Wide

5000 Units on

Tape & Reel

6-Lead, MicroPak2™, 1x1mm Body, .35mm Pitch

3000 Units on

Tape & Reel

NC7SV58P6X

V58

6-Lead SC70, EIAJ SC-88a, 1.25mm Wide

NC7SV58L6X

NC7SV58FHX

6-Lead Micropak™, 1.0mm Wide

5000 Units on

Tape & Reel

6-Lead, MicroPak2™, 1x1mm Body, .35mm Pitch

NC7SV57 • NC7SV58 • Rev. 1.0.4

www.fairchildsemi.com

12 3 4 5 6 7...14

中文翻译

下载PDF

与NC7SV57P6X_10相关器件

型号	品牌	获取价格	描述	数据表
NC7SV58	FAIRCHILD	获取价格	TinyLogic ULP-A Universal Configurable 2-Input Logic Gates
NC7SV58FHX	FAIRCHILD	获取价格	Logic Circuit, CMOS, PDSO6, 1 X 1 MM, GREEN, MO-252, MICROPAK2, 6 PIN
NC7SV58FHX	ONSEMI	获取价格	TinyLogic ULP-A 通用可配置 2 输入逻辑门极
NC7SV58FHX_10	FAIRCHILD	获取价格	TinyLogicÂ® ULP-A Universal Configurable Two-
NC7SV58L6X	FAIRCHILD	获取价格	TinyLogic. ULP-A Universal Configurable 2-Input Logic Gates
NC7SV58L6X	ONSEMI	获取价格	TinyLogic ULP-A 通用可配置 2 输入逻辑门极
NC7SV58L6X_10	FAIRCHILD	获取价格	TinyLogicÂ® ULP-A Universal Configurable Two-
NC7SV58P6X	FAIRCHILD	获取价格	TinyLogic. ULP-A Universal Configurable 2-Input Logic Gates
NC7SV58P6X	ONSEMI	获取价格	TinyLogic ULP-A 通用可配置 2 输入逻辑门极
NC7SV58P6X_10	FAIRCHILD	获取价格	TinyLogicÂ® ULP-A Universal Configurable Two-

与NC7SV57P6X_10相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

42
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

57

产品中心

服务支持

精选活动

关于我们

帮助中心

NC7SV57P6X_10

NC7SV57P6X_10 数据手册

与NC7SV57P6X_10相关器件

与NC7SV57P6X_10相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

NC7SV57P6X_10

NC7SV57P6X_10 数据手册

与NC7SV57P6X_10相关器件

与NC7SV57P6X_10相关文章

您还可以找

您在本页遇到什么问题？