5秒后页面跳转
NB4N441 PDF预览

NB4N441

更新时间: 2024-10-01 03:46:59
品牌 Logo 应用领域
安森美 - ONSEMI 时钟
页数 文件大小 规格书
12页 169K
描述
3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Differential LVPECL Output

NB4N441 数据手册

 浏览型号NB4N441的Datasheet PDF文件第2页浏览型号NB4N441的Datasheet PDF文件第3页浏览型号NB4N441的Datasheet PDF文件第4页浏览型号NB4N441的Datasheet PDF文件第5页浏览型号NB4N441的Datasheet PDF文件第6页浏览型号NB4N441的Datasheet PDF文件第7页 
NB4N441  
3.3V Serial Input  
MultiProtocol PLL Clock  
Synthesizer, Differential  
LVPECL Output  
http://onsemi.com  
Description  
MARKING  
DIAGRAM*  
The NB4N441 is a precision clock synthesizer which generates a  
differential LVPECL clock output frequency from 12.5 MHz to  
425 MHz. A Serial Peripheral Interface (SPI) is used to configure the  
device to produce one of sixteen popular standard protocol output  
frequencies from a single 27 MHz crystal reference. The NB4N441  
also has the added feature of allowing application specific output  
frequencies from 12.5 MHz to 425 MHz using crystals within the  
range of 10 MHz to 28 MHz.  
24  
1
NB4N  
441  
QFN24  
MN SUFFIX  
CASE 485L  
ALYWG  
G
Features  
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
Performs Precision Clock Generation and Synthesis from a Single  
27 MHz Crystal Reference  
Serial Load Capability for Proprietary Frequencies  
Flexible Input Allows for External Clock Reference  
(Note: Microdot may be in either location)  
Exceeds Bellcore and ITU Jitter Generation Specification  
PLL Lock Detect Output  
*For additional marking information, refer to  
Application Note AND8002/D.  
Output Enable  
Fully Integrated PhaseLockLoop with Internal Loop Filter  
Operating Range: V = 3.135 V to 3.465 V  
CC  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 11 of this data sheet.  
Small Footprint 24 Pin QFN  
These are PbFree Devices*  
LOCKED  
XTAL  
OSC  
R
B
OUTDIV  
CLKOUT  
B2, 4, 8,  
27 MHz  
FB  
16, 32  
CLKOUT  
Feedback  
Divider  
OE  
V
2 V  
CC  
SDATA  
SCLOCK  
SLOAD  
Frequency Control Logic  
Serial Load  
Figure 1. Simplified Block Diagram  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
June, 2006 Rev. 0  
NB4N441/D  

与NB4N441相关器件

型号 品牌 获取价格 描述 数据表
NB4N441_07 ONSEMI

获取价格

3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Differential LVPECL Output
NB4N441MNG ONSEMI

获取价格

3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Differential LVPECL Output
NB4N441MNR2G ONSEMI

获取价格

3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Differential LVPECL Output
NB4N507A ONSEMI

获取价格

3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer
NB4N507A_06 ONSEMI

获取价格

3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer
NB4N507AD ONSEMI

获取价格

3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer
NB4N507ADG ONSEMI

获取价格

3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer
NB4N507ADR2 ONSEMI

获取价格

3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer
NB4N507ADR2G ONSEMI

获取价格

3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer
NB4N527S ONSEMI

获取价格

3.3V, 2.5Gb/s Dual AnyLevel⑩ to LVDS Receiver