5秒后页面跳转
NB100ELT23LDG PDF预览

NB100ELT23LDG

更新时间: 2024-09-24 02:59:43
品牌 Logo 应用领域
安森美 - ONSEMI 转换器电平转换器驱动程序和接口锁存器接口集成电路光电二极管
页数 文件大小 规格书
8页 84K
描述
3.3V Dual Differential LVPECL/LVDS to LVTTL Translator

NB100ELT23LDG 技术参数

是否无铅: 不含铅生命周期:End Of Life
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.2
Is Samacsys:N最大延迟:3.25 ns
接口集成电路类型:PECL TO TTL TRANSLATORJESD-30 代码:R-PDSO-G8
JESD-609代码:e3长度:4.9 mm
湿度敏感等级:1位数:1
功能数量:2端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出锁存器或寄存器:NONE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Level Translators
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3.9 mm
Base Number Matches:1

NB100ELT23LDG 数据手册

 浏览型号NB100ELT23LDG的Datasheet PDF文件第2页浏览型号NB100ELT23LDG的Datasheet PDF文件第3页浏览型号NB100ELT23LDG的Datasheet PDF文件第4页浏览型号NB100ELT23LDG的Datasheet PDF文件第5页浏览型号NB100ELT23LDG的Datasheet PDF文件第6页浏览型号NB100ELT23LDG的Datasheet PDF文件第7页 
NB100ELT23L  
3.3VꢀDual Differential  
LVPECL/LVDS to LVTTL  
Translator  
The NB100ELT23L is a dual differential LVPECL/LVDS to LVTTL  
translator. Because LVPECL (Positive ECL) or LVDS levels are used,  
only +3.3 V and ground are required. The small outline 8-lead package  
and the dual gate design of the ELT23L makes it ideal for applications  
which require the translation of a clock and a data signal.  
http://onsemi.com  
MARKING  
DIAGRAMS*  
The ELT23L is available in only the ECL 100K standard. Since  
there are no LVPECL outputs or an external V  
ELT23L does not require both ECL standard versions. The LVPECL  
inputs are differential. Therefore, the NB100ELT23L can accept any  
standard differential LVPECL/LVDS input referenced from a V of  
+3.3 V.  
reference, the  
8
BB  
SOIC−8  
D SUFFIX  
CASE 751  
KT23L  
ALYW  
G
8
1
CC  
1
8
Features  
TSSOP−8  
DT SUFFIX  
CASE 948R  
2.1 ns Typical Propagation Delay  
Maximum Operating Frequency > 160 MHz  
24 mA LVTTL Outputs  
K23L  
8
ALYWG  
1
G
1
Operating Range: V = 3.0 V to 3.6 V with GND = 0 V  
CC  
Pb−Free Packages are Available  
DFN8  
MN SUFFIX  
CASE 506AA  
1
4
A
L
= Assembly Location  
= Wafer Lot  
Y
W
M
G
= Year  
= Work Week  
= Date Code  
= Pb−Free Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2007  
1
Publication Order Number:  
March, 2007 − Rev. 8  
NB100ELT23L/D  

NB100ELT23LDG 替代型号

型号 品牌 替代类型 描述 数据表
NB100ELT23LDR2G ONSEMI

完全替代

3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
MC100EPT23DR2G ONSEMI

完全替代

Dual Differential LVPECL to LVTTL Translator
MC100EPT23DTR2G ONSEMI

完全替代

Dual Differential LVPECL to LVTTL Translator

与NB100ELT23LDG相关器件

型号 品牌 获取价格 描述 数据表
NB100ELT23LDR2 ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
NB100ELT23LDR2G ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
NB100ELT23LDT ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
NB100ELT23LDTG ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
NB100ELT23LDTR2 ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
NB100ELT23LDTR2G ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
NB100ELT23LMNR4 ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
NB100ELT23LMNR4G ONSEMI

获取价格

3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
NB100EP223 ONSEMI

获取价格

3.3V1:22 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Output E
NB100EP223/D ETC

获取价格

3.3V 1:22 Differential HSTL/PECL to HSTL Clock Driver with LVTTL Clock Select and Output E