Datasheet > N25Q032A13EF840E

N25Q032A13EF840E

更新时间： 2024-11-05 12:02:59

品牌	Logo	应用领域
镁光 - MICRON		闪存
页数	文件大小	规格书
153页	5493K
描述
32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with 108 MHz SPI bus interface

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

N25Q032A13EF840E 数据手册

N25Q032

32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase,

XiP enabled, serial flash memory with 108 MHz SPI bus interface

Electronic signature

Features

– JEDEC standard two-byte signature

SPI-compatible serial bus interface

(BA16h)

108 MHz (maximum) clock frequency

2.7 V to 3.6 V single supply voltage

– Additional 2 Extended Device ID (EDID)

bytes to identify device factory options

– Unique ID code (UID) with 14 bytes read-

only, factory programmed

Supports legacy SPI protocol and new Quad

I/O or Dual I/O SPI protocol

More than 100,000 program/erase cycles per

Quad/Dual I/O instructions resulting in an

sector

equivalent clock frequency up to 432 MHz:

More than 20 years data retention

XIP mode for all three protocols

Packages (All packages RoHS compliant):

– F4 = UFDFPN8 4 x 3 mm (MLP8)

– F6 = VDFPN8 6 x 5 mm (MLP8)

– F8 = VDFPN8 8 x 6 mm (MLP8)

– SC = SO8N (150 mils body width)

– SE = SO8W (208 mils body width)

– SF = SO16 (300 mils body width)

– 12 = TBGA24 6 x 8 mm

– Configurable via volatile or non-volatile

registers (enabling the memory to work in

XiP mode directly after power on)

Program/Erase suspend instructions

Continuous read of entire memory via single

instruction:

– Fast Read

– Quad or Dual Output Fast Read

– Quad or Dual I/O Fast Read

Flexible to fit application:

– Configurable number of dummy cycles

– Output buffer configurable

– Reset function available upon customer

request

64-byteuser-lockable, one-time programmable

(OTP) area

Erase capability

– Subsector (4-Kbyte) granularity on the

entire memory array.

– Sector (64-Kbyte) granularity

Write protections

– Software write protection applicable to

every 64-Kbyte sector (volatile lock bit)

– Hardware write protection: protected area

size defined by five non-volatile bits (BP0,

BP1, BP2, and TB bit)

– Additional smart protections available upon

customer request

July 2011

Rev 2

1/153

Micron Technology, Inc., reserves the right to change products or specifications without notice.

12 3 4 5 6 7...153

中文翻译

下载PDF

与N25Q032A13EF840E相关器件

型号	品牌	获取价格	描述	数据表
N25Q032A13EF840x	MICRON	获取价格	SPI-compatible serial bus interface
N25Q032A13ESC40F	MICRON	获取价格	32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with
N25Q032A13ESC40G	MICRON	获取价格	32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with
N25Q032A13ESC40x	MICRON	获取价格	SPI-compatible serial bus interface
N25Q032A13ESCA0F	MICRON	获取价格	SPI-compatible serial bus interface
N25Q032A13ESE40E	MICRON	获取价格	32Mb, 3V, Multiple I/O, 4KB Subsector Erase, XiP Enabled, Serial NOR Flash Memory with 108
N25Q032A13ESE40F	MICRON	获取价格	SPI-compatible serial bus interface
N25Q032A13ESE40G	MICRON	获取价格	32-Mbit 3 V, multiple I/O, 4-Kbyte subsector erase, XiP enabled, serial flash memory with
N25Q032A13ESE40x	MICRON	获取价格	SPI-compatible serial bus interface
N25Q032A13ESEA0F	MICRON	获取价格	32Mb, 3V, Multiple I/O, 4KB Subsector Erase, XiP Enabled, Serial NOR Flash Memory with 108

与N25Q032A13EF840E相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

N25Q032A13EF840E

N25Q032A13EF840E 数据手册

与N25Q032A13EF840E相关器件

与N25Q032A13EF840E相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

N25Q032A13EF840E

N25Q032A13EF840E 数据手册

与N25Q032A13EF840E相关器件

与N25Q032A13EF840E相关文章

您还可以找

您在本页遇到什么问题？