5秒后页面跳转
N16D1618LPAT2-75I PDF预览

N16D1618LPAT2-75I

更新时间: 2024-02-12 16:44:05
品牌 Logo 应用领域
NANOAMP 动态存储器
页数 文件大小 规格书
27页 671K
描述
512K 】 16 Bits 】 2 Banks Low Power Synchronous DRAM

N16D1618LPAT2-75I 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:TSOP2, TSOP50,.46,32Reach Compliance Code:compliant
风险等级:5.75访问模式:DUAL BANK PAGE BURST
最长访问时间:6 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):133 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PDSO-G50
长度:20.95 mm内存密度:16777216 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:50字数:1048576 words
字数代码:1000000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-25 °C
组织:1MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装等效代码:TSOP50,.46,32封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE电源:1.8 V
认证状态:Not Qualified刷新周期:4096
座面最大高度:1.2 mm自我刷新:YES
连续突发长度:1,2,4,8,FP最大待机电流:0.00001 A
子类别:DRAMs最大压摆率:0.045 mA
最大供电电压 (Vsup):1.95 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子形式:GULL WING端子节距:0.8 mm
端子位置:DUAL宽度:10.16 mm
Base Number Matches:1

N16D1618LPAT2-75I 数据手册

 浏览型号N16D1618LPAT2-75I的Datasheet PDF文件第2页浏览型号N16D1618LPAT2-75I的Datasheet PDF文件第3页浏览型号N16D1618LPAT2-75I的Datasheet PDF文件第4页浏览型号N16D1618LPAT2-75I的Datasheet PDF文件第5页浏览型号N16D1618LPAT2-75I的Datasheet PDF文件第6页浏览型号N16D1618LPAT2-75I的Datasheet PDF文件第7页 
NanoAmp Solutions, Inc.  
N16D1618LPA  
670 North McCarthy Blvd. Suite 220, Milpitas, CA 95035  
ph: 408-935-7777, FAX: 408-935-7770  
www.nanoamp.com  
Advance Information  
512K × 16 Bits × 2 Banks Low Power Synchronous DRAM  
DESCRIPTION  
These N16D1618LPA are low power 16,777,216 bits CMOS Synchronous DRAM organized as 2 banks of 524,288  
words x 16 bits. These products are offering fully synchronous operation and are referenced to a positive edge of the  
clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally  
pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.  
Features  
• JEDEC standard 1.8V power supply.  
• Auto refresh and self refresh.  
• All pins are compatible with LVTTL interface.  
• 4K refresh cycle / 64ms.  
• Programmable Burst Length and Burst Type.  
- 1, 2, 4, 8 or Full Page for Sequential Burst.  
- 4 or 8 for Interleave Burst.  
• All inputs and outputs referenced to the positive  
edge of the system clock.  
• Data mask function by DQM.  
• Internal dual banks operation.  
• Burst Read Single Write operation.  
• Special Function Support.  
-PASR (Partial Array Self Refresh)  
-Auto TCSR(Temperature Compensated Self Refresh)  
• Programmable CAS Latency : 2,3 clocks.  
• Automatic precharge, includes CONCURRENT  
• Programmable Driver Strength Control.  
Auto Precharge Mode and controlled Precharge  
- Full Strength or 1/2, 1/4 of Full Strength  
• Deep Power Down Mode  
Table 1: Ordering Information  
PART NO.  
CLOCK Freq.  
Temperature  
VDD/VDDQ  
INTERFACE  
PACKAGE  
N16D1618LPAZ2-75I  
N16D1618LPAZ2-10I  
N16D1618LPAC2-60I  
N16D1618LPAC2-75I  
N16D1618LPAC2-10I  
N16D1618LPAT2-60I  
N16D1618LPAT2-75I  
N16D1618LPAT2-10I  
133MHz  
100MHz  
166MHz  
133MHz  
100MHz  
166MHz  
133MHz  
100MHz  
48-Ball Green  
FBGA  
60-Ball Green  
WBGA  
-25o C to  
85o C  
1.8V/1.8V  
LVTTL  
50-Pin Green  
TSOP II  
Stock No. 23395- Rev L 1/06  
1
The specifications of this device are subject to change without notice. For latest documentation see http://www.nanoamp.com.  

与N16D1618LPAT2-75I相关器件

型号 品牌 获取价格 描述 数据表
N16D1618LPAW-75C ISSI

获取价格

Synchronous DRAM, 1MX16, 6ns, CMOS,
N16D1618LPAW-75I ISSI

获取价格

Synchronous DRAM, 1MX16, 6ns, CMOS,
N16D1618LPAZ2-10C NANOAMP

获取价格

DRAM
N16D1618LPAZ2-10I NANOAMP

获取价格

512K 】 16 Bits 】 2 Banks Low Power Synchronou
N16D1618LPAZ2-75I NANOAMP

获取价格

512K 】 16 Bits 】 2 Banks Low Power Synchronou
N16D1618LPAZ2-80I NANOAMP

获取价格

DRAM
N16D1625LPAC2-10C ISSI

获取价格

Synchronous DRAM, 1MX16, 8ns, CMOS, PBGA60, GREEN, FBGA-60
N16D1625LPAC2-10I ISSI

获取价格

Synchronous DRAM, 1MX16, 10ns, CMOS, PBGA60, GREEN, FBGA-60
N16D1625LPAC2-75C ISSI

获取价格

Synchronous DRAM, 1MX16, 6ns, CMOS, PBGA60, GREEN, FBGA-60
N16D1625LPAT2-10C ISSI

获取价格

DRAM,