Datasheet > MUN52XXDW1T1

MUN52XXDW1T1

更新时间： 2024-11-23 21:53:23

品牌	Logo	应用领域
乐山 - LRC		晶体晶体管
页数	文件大小	规格书
8页	201K
描述
Dual Bias Resistor Transistors

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MUN52XXDW1T1 数据手册

LESHAN RADIO COMPANY, LTD.

Dual Bias ResistorTransistors

NPN Silicon Surface Mount Transistors

MUN5211DW1T1

Series

with Monolithic Bias Resistor Network

The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias

network consisting of two resistors; a series base resistor and a base–emitter resistor. These

digital transistors are designed to replace a single device and its external resistor bias network.

The BRT eliminates these individual components by integrating them into a single device. In

the MUN5211DW1T1 series, two BRT devices are housed in the SOT–363 package which

is ideal for low power surface mount applications where board space is at a premium.

• Simplifies Circuit Design

• Reduces Board Space

SOT 363

CASE 419B STYLE1

• Reduces Component Count

• Available in 8 mm, 7 inch/3000 Unit Tape and Reel

MAXIMUM RATINGS (T A = 25°C unless otherwise noted, common for Q 1 and Q 2 )

R₁

R₂

Q₂

Rating

Symbol Value

Unit

Vdc

Collector-Base Voltage

Collector-Emitter Voltage

Collector Current

V _CBO

V _CEO

I _C

R₂

Q₁

Vdc

R₁

100

mAdc

THERMAL CHARACTERISTICS

Characteristic

MARKING DIAGRAM

(One Junction Heated)

Total Device Dissipation

T _A= 25°C

Symbol

Max

Unit

P _D

187 (Note 1.)

256 (Note 2.)

1.5 (Note 1.)

2.0 (Note 2.)

670 (Note 1.)

490 (Note 2.)

mW/°C

°C/W

Derate above 25°C

Thermal Resistance –

Junction-to-Ambient

R _θJA

7X = Device Marking

= (See Page 2)

Characteristic

(Both Junctions Heated)

Symbol

Max

Unit

DEVICE MARKING

INFORMATION

See specific marking information in

the device marking table on page 2 of

this data sheet.

Total Device Dissipation

T _A= 25°C

P _D

250 (Note 1.)

385 (Note 2.)

2.0 (Note 1.)

3.0 (Note 2.)

Derate above 25°C

mW/°C

Thermal Resistance –

Junction-to-Ambient

Thermal Resistance –

Junction-to-Lead

R _θJA

R _θJL

493 (Note 1.)

325 (Note 2.)

188 (Note 1.)

208 (Note 2.)

°C/W

Junction and Storage

Temperature

T _J, T _stg

–55 to +150

°C

1. FR–4 @ Minimum Pad

2. FR–4 @ 1.0 x 1.0 inch Pad

MUN5211dw–1/8

12 3 4 5 6 7 8

中文翻译

下载PDF

与MUN52XXDW1T1相关器件

型号	品牌	获取价格	描述	数据表
MUN52XXT1	MOTOROLA	获取价格	NPN SILICON BIAS RESISTOR TRANSISTORS
MUN52XXT1	ONSEMI	获取价格	NPN SILICON BIAS RESISTOR TRANSISTORS
MUN5311DW	WEITRON	获取价格	Dual Bias Resistor Transistor NPNPNP Silicon
MUN5311DW	MOTOROLA	获取价格	Dual Bias Resistor Transistors
MUN5311DW1	ONSEMI	获取价格	Complementary Bias Resistor Transistors
MUN5311DW1T1	LRC	获取价格	Dual Bias Resistor Transistors
MUN5311DW1T1	MOTOROLA	获取价格	Dual Bias Resistor Transistors
MUN5311DW1T1	ONSEMI	获取价格	Dual Bias Resistor Transistors
MUN5311DW1T1	ETL	获取价格	Dual Bias Resistor Transistors
MUN5311DW1T1/D	ETC	获取价格	Dual Bias Resistor Transistor