MT90870
Flexible 12 k Digital Switch (F12kDX)
Data Sheet
November 2005
Features
•
12,288-channel x 12,288-channel non-blocking
Ordering Information
unidirectional switching.The Backplane and
Local inputs and outputs can be combined to
form a non-blocking switching matrix with 48
stream inputs and 48 stream outputs
MT90870AG
272 Ball PBGA
272 Ball PBGA*
Trays
Trays
MT90870AG2
*Pb Free Tin/Silver/Copper
-40 to +85oC
•
•
•
•
•
8,192-channel x 4,096-channel blocking
Backplane to Local stream switch
*Note: the package thickness is different than the
MT90870AG (see drawing at the end of the data
sheet).
4,096-channel x 8,192-channel non-blocking
Local to Backplane stream switch
8,192-channel x 8,192-channel non-blocking
•
Local port accepts 16 ST-BUS streams with data
rates of 2.048 Mb/s, 4.096 Mb/s, 8.192 Mb/s or
16.384 Mb/s, in any combination
Backplane input to Backplane output switch
4,096-channel x 4,096-channel non-blocking
Local input to Local output stream switch
Rate conversion on all data paths, Backplane to
Local, Local to Backplane, Backplane to
Backplane and Local to Local streams
Backplane port accepts 32 ST-BUS streams with
data rates of 2.048 Mb/s, 4.096 Mb/s, 8.192 Mb/s
or 16.384 Mb/s in any combination, or a fixed
allocation of 16 streams at 32.768 Mb/s
•
•
Per-stream channel and bit delay for Local input
streams
Per-stream channel and bit delay for Backplane
input streams
Per-stream advancement for Local output streams
•
•
•
Per-stream advancement for Backplane output
streams
V
V
V
RESET
ODE
DD_IO
DD_CORE
SS (GND)
Backplane Data Memories
(8,192 channels)
Local
BSTi0-31
BSTo0-31
LSTi0-15
Interface
Backplane
Interface
Backplane
Connection Memory
(8,192 locations)
Local
Connection Memory
(4,096 locations)
Local
Interface
LSTo0-15
LCST0-1
BCST0-3
BORS
Local Data Memories
(4,096 channels)
LORS
FP8o
FP16o
C8o
C16o
Backplane
Timing Unit
FP8i
Local
Timing
Unit
PLL
Microprocessor Interface
and Internal Registers
Test Port
C8i
V
DD_PLL
TMS TDi TDo TCK TRST
DS CS R/W A14-A0 DTA D15-D0
Figure 1 - MT90870 Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2002-2005, Zarlink Semiconductor Inc. All Rights Reserved.