5秒后页面跳转
MT90823AP PDF预览

MT90823AP

更新时间: 2024-01-19 04:20:19
品牌 Logo 应用领域
MITEL /
页数 文件大小 规格书
34页 152K
描述
3V Large Digital Switch

MT90823AP 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:LCC
针数:84Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.69
JESD-30 代码:S-PQCC-J84端子数量:84
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC84,1.2SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:3.3 V
认证状态:Not Qualified子类别:Other Telecom ICs
最大压摆率:70 mA标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
Base Number Matches:1

MT90823AP 数据手册

 浏览型号MT90823AP的Datasheet PDF文件第2页浏览型号MT90823AP的Datasheet PDF文件第3页浏览型号MT90823AP的Datasheet PDF文件第4页浏览型号MT90823AP的Datasheet PDF文件第5页浏览型号MT90823AP的Datasheet PDF文件第6页浏览型号MT90823AP的Datasheet PDF文件第7页 
MT90823  
3V Large Digital Switch  
DS5064  
ISSUE 3  
January 2000  
Features  
2,048 × 2,048 channel non-blocking switching  
at 8.192 Mb/s  
Ordering Information  
MT90823AP  
84 Pin PLCC  
100 Pin MQFP  
100 Pin LQFP  
120 Pin PBGA  
Per-channel variable or constant throughput  
delay  
MT90823AL  
MT90823AB  
MT90823AG  
Automatic identification of ST-BUS/GCI  
interfaces  
-40 to +85°C  
Accept ST-BUS streams of 2.048, 4.096 or  
8.192 Mb/s  
Description  
Automatic frame offset delay measurement  
Per-stream frame delay offset programming  
Per-channel high impedance output control  
Per-channel message mode  
The MT90823 Large Digital Switch has  
a
non-blocking switch capacity of: 2,048 x 2,048  
channels at a serial bit rate of 8.192 Mb/s; 1,024 x  
1,024 channels at 4.096 Mb/s; and 512 x 512  
channels at 2.048 Mb/s. The device has many  
features that are programmable on a per stream or  
per channel basis, including message mode, input  
offset delay and high impedance output control.  
Control interface compatible to Motorola  
non-multiplexed CPUs  
Connection memory block programming  
3.3V local I/O with 5V tolerant inputs and  
TTL-compatible outputs  
Per stream input delay control is particularly useful  
for managing large multi-chip switches that transport  
both voice channel and concatenated data channels.  
IEEE-1149.1 (JTAG) Test Port  
Applications  
Medium and large switching platforms  
In addition, the input stream can be individually  
calibrated for input frame offset using a dedicated  
pin.  
CTI application  
Voice/data multiplexer  
Digital cross connects  
ST-BUS/GCI interface functions  
Support IEEE 802.9a standard  
V
V
SS  
ODE  
TMS  
TDI TDO TCK TRST  
IC  
RESET  
DD  
Test Port  
Loopback  
STo0  
STo1  
STo2  
STo3  
STo4  
STo5  
STo6  
STo7  
STo8  
STo9  
STo10  
STo11  
STo12  
STo13  
STo14  
STo15  
STi0  
STi1  
STi2  
Serial  
to  
Parallel  
to  
STi3  
STi4  
Output  
MUX  
STi5  
Parallel  
Multiple Buffer  
Data Memory  
STi6  
Serial  
STi7  
Converter  
STi8  
Converter  
STi9  
STi10  
STi11  
STi12  
STi13  
STi14  
STi15  
Connection  
Memory  
Internal  
Registers  
Timing  
Unit  
Microprocessor Interface  
AS/ IM DS/  
CLK F0i FE/ WFPS  
HCLK  
CS R/W  
/WR  
D15-D8/ CSTo  
AD7-AD0  
A7-A0 DTA  
ALE  
RD  
Figure 1 - Functional Block Diagram  
1

与MT90823AP相关器件

型号 品牌 获取价格 描述 数据表
MT90823AP1 ZARLINK

获取价格

3V Large Digital Switch
MT90826 ZARLINK

获取价格

Quad Digital Switch
MT90826 MITEL

获取价格

Quad Digital Switch
MT90826AG ZARLINK

获取价格

Quad Digital Switch
MT90826AG MITEL

获取价格

Quad Digital Switch
MT90826AL MITEL

获取价格

Quad Digital Switch
MT90826AL ZARLINK

获取价格

Quad Digital Switch
MT90826AL1 ZARLINK

获取价格

Quad Digital Switch
MT90826AV ZARLINK

获取价格

Quad Digital Switch
MT90840 MITEL

获取价格

Distributed Hyperchannel Switch