5秒后页面跳转
MT9075BL PDF预览

MT9075BL

更新时间: 2024-11-02 04:14:11
品牌 Logo 应用领域
加拿大卓联 - ZARLINK 数字传输控制器电信电路PC
页数 文件大小 规格书
102页 867K
描述
E1 Single Chip Transceiver

MT9075BL 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:14 X 20 MM, 2.80 MM HEIGHT, MO-112CC-1, MQFP-100Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.25
Is Samacsys:N运营商类型:CEPT PCM-30/E-1
JESD-30 代码:R-PQFP-G100JESD-609代码:e0
长度:20 mm湿度敏感等级:3
功能数量:1端子数量:100
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP100,.7X1.0封装形状:RECTANGULAR
封装形式:FLATPACK峰值回流温度(摄氏度):225
电源:5 V认证状态:Not Qualified
座面最大高度:3.4 mm子类别:Other Telecom ICs
标称供电电压:5 V表面贴装:YES
技术:CMOS电信集成电路类型:FRAMER
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.65 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:14 mmBase Number Matches:1

MT9075BL 数据手册

 浏览型号MT9075BL的Datasheet PDF文件第2页浏览型号MT9075BL的Datasheet PDF文件第3页浏览型号MT9075BL的Datasheet PDF文件第4页浏览型号MT9075BL的Datasheet PDF文件第5页浏览型号MT9075BL的Datasheet PDF文件第6页浏览型号MT9075BL的Datasheet PDF文件第7页 
MT9075B  
E1 Single Chip Transceiver  
Data Sheet  
August 2005  
Features  
Combined PCM 30 framer, Line Interface Unit  
Ordering Information  
(LIU) and link controllers in a 68 pin PLCC or 100  
pin MQFP package  
MT9075BPR  
MT9075BL  
MT9075BP  
68 Pin PLCC  
100 Pin MQFP Trays  
68 Pin PLCC Tubes  
Tape & Reel  
Selectable bit rate data link access with optional  
Sa bits HDLC controller (HDLC0) and channel 16  
HDLC controller (HDLC1)  
MT9075BPR1 68 Pin PLCC* Tape & Reel  
MT9075BP1  
MT9075BL1  
68 Pin PLCC* Tubes  
100 Pin MQFP* Trays  
*Pb Free Matte Tin  
LIU dynamic range of 20 dB  
Enhanced performance monitoring and  
programmable error insertion functions  
-40°C to +85°C  
Low jitter DPLL for clock generation  
Operating under synchronized or free run mode  
Applications  
Two-frame receive elastic buffer with controlled  
slip direction indication  
E1 add/drop multiplexers and channel banks  
CO and PBX equipment interfaces  
Primary Rate ISDN nodes  
Digital Cross-connect Systems (DCS)  
Selectable transmit or receive jitter attenuator  
Intel or Motorola non-multiplexed parallel  
microprocessor interface  
CRC-4 updating algorithm for intermediate path  
points of a message-based data link application  
ST-BUS/GCI 2.048 Mbit/s backplane bus for both  
data and signalling  
TxDL TxDLCLK  
TxMF  
TAIS  
DSTi  
CSTi  
ST-BUS  
Interface  
Transmit Framing, Error and  
Test Signal Generation  
TTIP  
Line  
Driver  
TRING  
Tdi  
Tdo  
Tms  
Tclk  
Trst  
PL Loop  
ST Loop  
National  
Bit Buffer  
BL/FR  
INT/MOT  
Jitter Attenuator  
& Clock Control  
BS/LS  
OSC1  
OSC2  
IRQ  
D7~D0  
Data Link,  
HDLC0,  
HDLC1  
CAS  
AC4  
Buffer  
~AC0  
DG Loop  
R/W/WR  
CS  
RTIP  
DS/RD  
RRING  
DSTo  
CSTo  
Receive Framing, Performance Monitoring,  
Alarm Detection, 2 Frame Slip Buffer  
ST-BUS  
Interface  
RxDLCLK RxDL RxMF  
LOS  
RxFP/Rx64kCK  
E2o F0b C4b  
Figure 1 - Functional Block Diagram  
1
Zarlink Semiconductor Inc.  
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.  
Copyright 2002-2005, Zarlink Semiconductor Inc. All Rights Reserved.  

与MT9075BL相关器件

型号 品牌 获取价格 描述 数据表
MT9075BL1 ZARLINK

获取价格

E1 Single Chip Transceiver
MT9075BP ZARLINK

获取价格

E1 Single Chip Transceiver
MT9075BP MITEL

获取价格

E1 Single Chip Transceiver
MT9075BP1 ZARLINK

获取价格

E1 Single Chip Transceiver
MT9075BPR ZARLINK

获取价格

E1 Single Chip Transceiver
MT9075BPR1 ZARLINK

获取价格

E1 Single Chip Transceiver
MT9076 MITEL

获取价格

T1/E1/J1 3.3V Single Chip Transceiver
MT9076AB MITEL

获取价格

T1/E1/J1 3.3V Single Chip Transceiver
MT9076AB80 MICROSEMI

获取价格

Telecom IC, PQFP80,
MT9076AP MITEL

获取价格

T1/E1/J1 3.3V Single Chip Transceiver