5秒后页面跳转
MT9074 PDF预览

MT9074

更新时间: 2024-09-22 22:45:51
品牌 Logo 应用领域
MITEL /
页数 文件大小 规格书
122页 371K
描述
T1/E1/J1 Single Chip Transceiver

MT9074 数据手册

 浏览型号MT9074的Datasheet PDF文件第2页浏览型号MT9074的Datasheet PDF文件第3页浏览型号MT9074的Datasheet PDF文件第4页浏览型号MT9074的Datasheet PDF文件第5页浏览型号MT9074的Datasheet PDF文件第6页浏览型号MT9074的Datasheet PDF文件第7页 
MT9074  
T1/E1/J1 Single Chip Transceiver  
Advance Information  
DS5024  
ISSUE 5  
September 1999  
Features  
Combined E1 (PCM 30) and T1 (D4/ESF) framer,  
Line Interface Unit (LIU) and link controller with  
optional digital framer only mode  
Ordering Information  
MT9074AP  
MT9074AL  
68 Pin PLCC  
100 Pin MQFP  
In T1 mode the LIU can recover signals attenuated  
by up to 36 dB (6000 ft. of 24 AWG cable)  
-40°C to 85°C  
In E1 mode the LIU can recover signals attenuated  
by up to 36 dB (2000 m. of 0.65mm cable)  
Description  
The MT9074 is a single chip device, operable in  
either T1 or E1 mode, integrating either an advanced  
T1 (T1 mode) or PCM 30 (E1 mode) framer with a  
Line Interface Unit (LIU).  
Two HDLCs: FDL and channel 24 in T1 mode,  
timeslot 0 (Sa bits) and timeslot 16 in E1 mode  
Two-frame elastic buffer in Rx & Tx (T1) directions  
Programmable transmit delay through transmit slip  
buffer  
The framer interfaces to a 2.048 Mbit/s backplane  
providing selectable data link access with optional  
HDLC controllers for either the FDL bits and channel  
Low jitter DPLL for clock generation  
Enhanced alarms, performance monitoring and  
error insertion functions  
24 (T1 mode) or S bits and channel 16 (E1 mode).  
a
The LIU interfaces the framer to T1 (T1 mode) or  
PCM 30 (E1 mode) transformer-isolated four-wire  
line with minimal external components required.  
Intel or Motorola non-multiplexed parallel  
microprocessor interface  
ST-BUS 2.048 Mbit/s backplane bus for both data  
and signaling  
In T1 mode the MT9074 supports D4, ESF and SLC-  
96 formats, meeting the latest recommendations  
including ITU I.431, AT&T PUB43801, TR-62411,  
ANSI T1.102, T1.403 and T1.408. In E1 mode the  
Japan Telecom J1 Framing and Yellow Alarm  
Hardware data link access  
JTAG Boundary Scan  
MT9074  
supports  
the  
latest  
ITU-T  
Applications  
Recommendations including G.703, G.704, G.706,  
G.732, G.775, G.796, G.823 for PCM 30, and I.431  
for ISDN primary rate. It also supports ETSI ETS 300  
011, ETS 300 166 and ETS 300 233.  
E1/T1 add/drop multiplexers and channel banks  
CO and PBX equipment interfaces  
Primary Rate ISDN nodes  
Digital Cross-connect Systems (DCS)  
TxDL TxDLCLK  
TxMF  
TxAO TxB TxA  
DSTi  
CSTi  
ST-BUS  
Interface  
Transmit Framing, Error,  
Test Signal Generation and Slip Buffer  
TTIP  
TRING  
Line  
Driver  
Tdi  
Tdo  
Tms  
Tclk  
Trst  
PL Loop  
ST Loop  
National  
Bit Buffer  
S/FR  
Jitter Attenuator  
& Clock Control  
IRQ  
BS/LS  
OSC1  
OSC2  
D7~D0  
Data Link,  
CAS  
Buffer  
AC4  
HDLC0  
HDLC1  
AC0  
DG Loop  
R/W/WR  
CS  
DS/RD  
RTIP  
RRING  
DSTo  
CSTo  
Receive Framing, Performance Monitoring,  
Alarm Detection, 2 Frame Slip Buffer  
ST-BUS  
Interface  
RxDLCLK RxDL RxMF  
LOS  
RxFP  
E1.5o F0b C4b  
Figure 1 - Functional Block Diagram  
1

与MT9074相关器件

型号 品牌 获取价格 描述 数据表
MT9074_05 ZARLINK

获取价格

T1/E1/J1 Single Chip Transceiver
MT9074AL ZARLINK

获取价格

T1/E1/J1 Single Chip Transceiver
MT9074AL MITEL

获取价格

T1/E1/J1 Single Chip Transceiver
MT9074AL1 ZARLINK

获取价格

T1/E1/J1 Single Chip Transceiver
MT9074AP ZARLINK

获取价格

T1/E1/J1 Single Chip Transceiver
MT9074AP MITEL

获取价格

T1/E1/J1 Single Chip Transceiver
MT9074AP1 ZARLINK

获取价格

T1/E1/J1 Single Chip Transceiver
MT9074APR ZARLINK

获取价格

T1/E1/J1 Single Chip Transceiver
MT9074APR1 ZARLINK

获取价格

T1/E1/J1 Single Chip Transceiver
MT9075 MITEL

获取价格

E1 Single Chip Transceiver