Datasheet > MT90502_06

MT90502_06

更新时间： 2024-02-01 10:15:19

品牌	Logo	应用领域
加拿大卓联 - ZARLINK		/
页数	文件大小	规格书
205页	1551K
描述
Multi-Channel AAL2 SAR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MT90502_06 数据手册

MT90502

Multi-Channel AAL2 SAR

Data Sheet

May 2006

Features

•

AAL2 Segmentation Reassembly device

Ordering Information

capable of simultaneously processing up to

1023 active CIDs (AAL2 Channel Identifier) and

1023 active VCs (Virtual Circuits)

MT90502AG

456 PBGA

Trays

MT90502AG2 456 PBGA**

**Pb Free Tin/Silver/Copper

•

Support for up to 255 CIDs per VC. Maximum of

1023 CIDs

0 to +70°C

Implements AAL2 Common Part Sub-layer

(CPS) functions specified in ITU I.363.2

•

TDM bus also supports compressed voice such

as ITU G.723, G.728 and G.729 through HDLC

encapsulation

Implements AAL2 Service Specific

Convergence Sub-layer (SSCS) functions for

G.711 PCM and G.726 ADPCM voice

Three UTOPIA Level 1 ports configurable as

PHY or ATM allowing for connection to an

external AAL5 SAR processor, or for chaining

multiple MT90502 devices. Ports A & B are

configurable as a single 8-bit UTOPIA Level 2

PHY port with 5 ADDR lines

•

Supports 44-byte PCM or ADPCM packet

profiles specified in AF-VMOA-0145.00

•

CPS packet payload can support up to 64-bytes

Supports over-subscription of 10:1

H.100/H.110 compatible TDM bus for PCM or

ADPCM data. Supports both master and slave

TDM bus clock operation

•

UTOPIA module provides a cell switching

function with a header translation

Performs silence suppression for PCM and

ADPCM

Memory Bank A

Memory Bank B (Optional)

SSRAM

(max: 1M x18)

SDRAM

(max: 8M x16)

SSRAM

(max: 1M x18)

SDRAM

(max: 8M x16)

MT90502

Dual Memory Controller

UTOPIA

Module

TDM Bus

4096 x 64 kbps

RxA Port

TxA Port

Port

AAL2 SAR

Receiver

CPS Packets

TDM

Module

RxB Port

TxB Port

Port

AAL2 SAR

Transmitter

Clock and

Frame

Pulse

CPS Packets

RxC Port

TxC Port

Port

Clock

Recovery

and

JTAG Interface

CPU Interface

Generation

Figure 1 - MT90502 Functional Block

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

12 3 4 5 6 7...205

中文翻译

下载PDF

与MT90502_06相关器件

型号	品牌	获取价格	描述	数据表
MT90502AG	ZARLINK	获取价格	Multi-Channel AAL2 SAR
MT90503	ZARLINK	获取价格	2048VC AAL1 SAR
MT90503AG	ZARLINK	获取价格	2048VC AAL1 SAR
MT90503AG	MICROSEMI	获取价格	ATM SEGMENTATION AND REASSEMBLY DEVICE, PBGA503, 40 X 40 MM, 2.33 MM HEIGHT, PLASTIC, MS-0
MT90520	ZARLINK	获取价格	8-Port Primary Rate Circuit Emulation AAL1 SAR
MT90520AG	ZARLINK	获取价格	8-Port Primary Rate Circuit Emulation AAL1 SAR
MT90528	ZARLINK	获取价格	28-Port Primary Rate Circuit Emulation AAL1 SAR
MT90528AG	ZARLINK	获取价格	28-Port Primary Rate Circuit Emulation AAL1 SAR
MT90528AG2	ZARLINK	获取价格	28-Port Primary Rate Circuit Emulation AAL1 SAR
MT90710	MITEL	获取价格	High-Speed Isochronous Multiplexer