5秒后页面跳转
MT9046AN1 PDF预览

MT9046AN1

更新时间: 2024-01-03 12:58:11
品牌 Logo 应用领域
加拿大卓联 - ZARLINK 电信光电二极管电信集成电路
页数 文件大小 规格书
24页 161K
描述
Telecom Circuit, 1-Func, PDSO48, 0.300 INCH, LEAD FREE, MO-118AA, SSOP-48

MT9046AN1 技术参数

是否Rohs认证: 符合生命周期:Transferred
包装说明:SSOP,Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.62
JESD-30 代码:R-PDSO-G48JESD-609代码:e3
长度:15.88 mm湿度敏感等级:3
功能数量:1端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:2.79 mm标称供电电压:3.3 V
表面贴装:YES电信集成电路类型:TELECOM CIRCUIT
温度等级:INDUSTRIAL端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.635 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.49 mmBase Number Matches:1

MT9046AN1 数据手册

 浏览型号MT9046AN1的Datasheet PDF文件第2页浏览型号MT9046AN1的Datasheet PDF文件第3页浏览型号MT9046AN1的Datasheet PDF文件第4页浏览型号MT9046AN1的Datasheet PDF文件第5页浏览型号MT9046AN1的Datasheet PDF文件第6页浏览型号MT9046AN1的Datasheet PDF文件第7页 
MT9046  
T1/E1 System Synchronizer with Holdover  
Data Sheet  
DS5495  
ISSUE 3  
May 2002  
Features  
Ordering Information  
Supports AT&T TR62411 and Bellcore GR-  
1244-CORE, Stratum 4 Enhanced and Stratum  
4 timing for DS1 interfaces  
Supports ETSI ETS 300 011, TBR 4, TBR 12  
and TBR 13 timing for E1 interfaces  
Selectable 19.44 MHz, 1.544MHz, 2.048MHz or  
8kHz input reference signals  
MT9046AN  
48 Pin SSOP  
-40 to +85 °C  
Description  
Provides C1.5, C2, C4, C6, C8, C16, and C19  
(STS-3/OC3 clock divided by 8) output clock  
signals  
Provides 5 styles of 8 KHz framing pulses  
Holdover frequency accuracy of 0.2 PPM  
Holdover indication  
Attenuates wander from 1.9Hz  
Fast lock mode  
Provides Time Interval Error (TIE) correction  
Accepts reference inputs from two independent  
sources  
The MT9046 T1/E1 System Synchronizer contains a  
digital phase-locked loop (DPLL), which provides  
timing and synchronization signals for multitrunk T1  
and E1 primary rate transmission links. The device  
has reference switching and frequency holdover  
capabilities to help maintain connectivity during  
temporary synchronization interruptions.  
The MT9046 generates ST-BUS clock and framing  
signals that are phase locked to either a 19.44 MHz,  
2.048MHz, 1.544MHz, or 8kHz input reference.  
JTAG Boundary Scan  
The MT9046 is compliant with AT&T TR62411 and  
Bellcore GR-1244-CORE Stratum 4 Enhanced, and  
Stratum 4 and ETSI ETS 300 011 interfaces. It will  
meet the jitter tolerance, jitter transfer, intrinsic jitter,  
frequency accuracy, capture range, phase change  
slope frequency and MTIE requirements for these  
specifications.  
Applications  
Synchronization and timing control for  
Customer Premises Equipment (CPE)  
ST-BUS clock and frame pulse sources  
TCLR  
OSCi  
OSCo  
LOCK  
VDD  
VSS  
Virtual  
Reference  
Master Clock  
C19o  
C1.5o  
C2o  
C4o  
C6o  
C8o  
C16o  
F0o  
F8o  
F16o  
RSP  
TIE  
TCK  
TDI  
TMS  
TRST  
TDO  
Corrector  
Circuit  
DPLL  
IEEE  
1149.1a  
Output  
Interface  
Circuit  
State  
Select  
Selected  
Reference  
Reference  
Select  
MUX  
PRI  
SEC  
Input  
Impairment  
Monitor  
TIE  
Corrector  
Enable  
State  
Select  
TSP  
Reference  
Select  
Frequency  
Select  
MUX  
RSEL  
Control State Machine  
Feedback  
MS1 MS2  
RST HOLDOVER PCCi FLOCK  
FS1  
FS2  
Figure 1 - Functional Block Diagram  
1

与MT9046AN1相关器件

型号 品牌 获取价格 描述 数据表
MT9046ANR MICROSEMI

获取价格

Telecom IC, CMOS, PDSO48
MT9048 DBLECTRO

获取价格

Standard Type
MT90500 MITEL

获取价格

Multi-Channel ATM AAL1 SAR
MT90500AL MITEL

获取价格

Multi-Channel ATM AAL1 SAR
MT90500AL ZARLINK

获取价格

ATM Segmentation and Reassembly Device, 1-Func, PQFP240, 32 X 32 MM, 3.40 MM HEIGHT, PLAST
MT90502 ZARLINK

获取价格

Multi-Channel AAL2 SAR
MT90502_06 ZARLINK

获取价格

Multi-Channel AAL2 SAR
MT90502AG ZARLINK

获取价格

Multi-Channel AAL2 SAR
MT90503 ZARLINK

获取价格

2048VC AAL1 SAR
MT90503AG ZARLINK

获取价格

2048VC AAL1 SAR