Datasheet > MT55L128L18P1T-10

MT55L128L18P1T-10

更新时间： 2024-02-09 23:08:28

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
18页	309K
描述
ZBT SRAM, 128KX18, 5ns, CMOS, PQFP100, TQFP-100

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MT55L128L18P1T-10 技术参数

生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LQFP,	针数：	100
Reach Compliance Code：	unknown	ECCN代码：	3A991.B.2.A
HTS代码：	8542.32.00.41	风险等级：	5.77
最长访问时间：	5 ns	JESD-30 代码：	R-PQFP-G100
长度：	20 mm	内存密度：	2359296 bit
内存集成电路类型：	ZBT SRAM	内存宽度：	18
功能数量：	1	端子数量：	100
字数：	131072 words	字数代码：	128000
工作模式：	SYNCHRONOUS	最高工作温度：	85 °C
最低工作温度：	-40 °C	组织：	128KX18
封装主体材料：	PLASTIC/EPOXY	封装代码：	LQFP
封装形状：	RECTANGULAR	封装形式：	FLATPACK, LOW PROFILE
并行/串行：	PARALLEL	认证状态：	Not Qualified
座面最大高度：	1.6 mm	最大供电电压 (Vsup)：	3.465 V
最小供电电压 (Vsup)：	3.135 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	QUAD
宽度：	14 mm

MT55L128L18P1T-10 数据手册

浏览型号MT55L128L18P1T-10的Datasheet PDF文件第2页

浏览型号MT55L128L18P1T-10的Datasheet PDF文件第3页

浏览型号MT55L128L18P1T-10的Datasheet PDF文件第4页

浏览型号MT55L128L18P1T-10的Datasheet PDF文件第5页

浏览型号MT55L128L18P1T-10的Datasheet PDF文件第6页

浏览型号MT55L128L18P1T-10的Datasheet PDF文件第7页

NOTRECOMENDEDFORNEWDESIGNS

2Mb: 128K x 18, 64K x 32/36

3.3V I/O, PIPELINED ZBT SRAM

MT55L128L18P1, MT55L64L32P1,

MT55L64L36P1

2Mb

ZBT^®SRAM

3.3V VDD, 3.3V I/O

FEATURES

• High frequency and 100 percent bus utilization

• Fast cycle times: 7.5ns and 10ns

• Single +3.3V 5ꢀ poꢁer supply

100-PinTQFP*

• Advanced control logic for minimum control signal

interface

• Individual BYTE WRITE controls may be tied LOW

• Single R/W# (read/ꢁrite) control pin

• CKE# pin to enable clock and suspend operations

• Three chip enables for simple depth expansion

• Clock-controlled and registered addresses, data

I/Os and control signals

• Internally self-timed, fully coherent WRITE

• Internally self-timed, registered outputs eliminate

the need to control OE#

• SNOOZE MODE for reduced-poꢁer standby

• Common data inputs and data outputs

• Linear or Interleaved Burst Modes

• Burst feature (optional)

• Pin/function compatibility ꢁith 4Mb, 8Mb, and

16Mb ZBT SRAM

*JEDEC-standard MS-026 BHA (LQFP).

GENERALDESCRIPTION

The Micron^®Zero Bus Turnaround^™(ZBT^®) SRAM

family employs high-speed, loꢁ-poꢁer CMOS designs

using an advanced CMOS process.

• 100-pin TQFP package

• Automatic poꢁer-doꢁn

The MT55L128L18P1 and MT55L64L32/36P1

SRAMs integrate a 128K x 18, 64K x 32, or 64K x 36 SRAM

core ꢁith advanced synchronous peripheral circuitry

and a 2-bit burst counter. These SRAMs are optimized

for 100 percent bus utilization, eliminating turnaround

cycles for READ to WRITE, or WRITE to READ, transi-

tions. All synchronous inputs pass through registers

controlled by a positive-edge-triggered single clock in-

put (CLK). The synchronous inputs include all ad-

dresses, all data inputs, chip enable (CE#), tꢁo addi-

tional chip enables for easy depth expansion (CE2,

CE2#), cycle start input (ADV/LD#), synchronous clock

enable (CKE#), byte ꢁrite enables (BWa#, BWb#, BWc#

and BWd#) and read/ꢁrite (R/W#).

OPTIONS

MARKING

• Timing (Access/Cycle/MHz)

4.2ns/7.5ns/133 MHz

5ns/10ns/100 MHz

-7.5

-10

• Configurations

128K x 18

MT55L128L18P1

MT55L64L32P1

MT55L64L36P1

64K x 32

64K x 36

• Package

100-pin TQFP

Asynchronous inputs include the output enable

(OE#, ꢁhich may be tied LOW for control signal minimi-

zation), clock (CLK) and snooze enable (ZZ, ꢁhich may

be tied LOW if unused). There is also a burst mode pin

(MODE) that selects betꢁeen interleaved and linear

burst modes. MODE may be tied HIGH, LOW or left

unconnected if burst is unused. The data-out (Q), en-

abled by OE#, is registered by the rising edge of CLK.

WRITE cycles can be from one to four bytes ꢁide as

controlled by the ꢁrite control inputs.

• Temperature

Commercial (0°C to +70°C)

None

Part Number Example:

MT55L128L18P1T-10

2Mb:128Kx18, 64Kx32/363.3VI/O, PipelinedZBTSRAM

MT55L128L18P1_C.p65 – Rev. C, Pub. 11/02

PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.

12 3 4 5 6 7...18

下载PDF

与MT55L128L18P1T-10相关器件

型号	品牌	描述	获取价格	数据表
MT55L128L18P1T-6	CYPRESS	ZBT SRAM, 128KX18, 3.5ns, CMOS, PQFP100, PLASTIC, MS-026, TQFP-100	获取价格
MT55L128L18P1T-6T	CYPRESS	ZBT SRAM, 128KX18, 3.5ns, CMOS, PQFP100, PLASTIC, MS-026, TQFP-100	获取价格
MT55L128L18P1T-7.5	CYPRESS	ZBT SRAM, 128KX18, 4.2ns, CMOS, PQFP100, TQFP-100	获取价格
MT55L128L18P1T-7.5T	CYPRESS	ZBT SRAM, 128KX18, 4.2ns, CMOS, PQFP100, PLASTIC, MS-026, TQFP-100	获取价格
MT55L128L32F1B-10IT	CYPRESS	ZBT SRAM, 128KX32, 7.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028BHA, BGA-119	获取价格
MT55L128L32F1B-11	CYPRESS	ZBT SRAM, 128KX32, 8.5ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, MS-028BHA, BGA-119	获取价格

与MT55L128L18P1T-10相关文章

ADUM1201资料手册解读：参数分析、引脚说明、应用分析
2024-05-21

1
一文带你了解压敏电阻器在直流电路中的过压保护作用
2024-05-21

1
可控硅触发板选型指南
2024-05-21

1
蓝白可调电位器的原理与使用特点解析
2024-05-21

2

产品中心

服务支持

精选活动

关于我们

帮助中心

MT55L128L18P1T-10

MT55L128L18P1T-10 技术参数

MT55L128L18P1T-10 数据手册

与MT55L128L18P1T-10相关器件

与MT55L128L18P1T-10相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MT55L128L18P1T-10

MT55L128L18P1T-10 技术参数

MT55L128L18P1T-10 数据手册

与MT55L128L18P1T-10相关器件

与MT55L128L18P1T-10相关文章

您还可以找

您在本页遇到什么问题？