Datasheet > MT46H32M16LFBF-5 IT

MT46H32M16LFBF-5 IT

更新时间： 2024-11-10 15:19:19

品牌	Logo	应用领域
镁光 - MICRON		动态存储器光电二极管
页数	文件大小	规格书
98页	5855K
描述
LPDRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MT46H32M16LFBF-5 IT 数据手册

浏览型号MT46H32M16LFBF-5 IT的Datasheet PDF文件第2页

浏览型号MT46H32M16LFBF-5 IT的Datasheet PDF文件第3页

浏览型号MT46H32M16LFBF-5 IT的Datasheet PDF文件第4页

浏览型号MT46H32M16LFBF-5 IT的Datasheet PDF文件第5页

浏览型号MT46H32M16LFBF-5 IT的Datasheet PDF文件第6页

浏览型号MT46H32M16LFBF-5 IT的Datasheet PDF文件第7页

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

Automotive LPDDR SDRAM

MT46H32M16LF – 8 Meg x 16 x 4 banks

MT46H16M32LF – 4 Meg x 32 x 4 banks

MT46H16M32LG – 4 Meg x 32 x 4 banks

Options

Marking

Features

• V_DD/V_DDQ= 1.70–1.95V

• V_DD/V_DDQ

– 1.8V/1.8V

• Configuration

• Bidirectional data strobe per byte of data (DQS)

• Internal, pipelined double data rate (DDR)

architecture; two data accesses per clock cycle

– 32 Meg x 16 (8 Meg x 16 x 4 banks)

– 16 Meg x 32 (4 Meg x 32 x 4 banks)

• Addressing

– JEDEC-standard addressing

• Plastic "green" package

– 60-ball VFBGA (8mm x 9mm)¹

– 90-ball VFBGA (8mm x 13mm)²

• Timing – cycle time

32M16

16M32

• Differential clock inputs (CK and CK#)

• Commands entered on each positive CK edge

• DQS edge-aligned with data for READs; center-

aligned with data for WRITEs

• 4 internal banks for concurrent operation

• Data masks (DM) for masking write data; one mask

per byte

– 5ns @ CL = 3 (200 MHz)

– 6ns @ CL = 3 (166 MHz)

• Power

-5

-6

• Programmable burst lengths (BL): 2, 4, 8, or 16

• Concurrent auto precharge option is supported

• Auto refresh and self refresh modes

• 1.8V LVCMOS-compatible inputs

• Temperature-compensated self refresh (TCSR)

• Partial-array self refresh (PASR)

– Standard I_DD2/I_DD6

None

– Low-power I_DD2/I_DD6

• Product certification

– Automotive

• Operating temperature range

– Industrial (–40˚C to +85˚C)

– Automotive (–40˚C to +105˚C)

• Design revision

• Deep power-down (DPD)

• Status read register (SRR)

• Selectable output drive strength (DS)

• Clock stop capability

1. Only available for x16 configuration.

2. Only available for x32 configuration.

Notes:

• 64ms refresh, 32ms for automotive temperature

Table 1: Key Timing Parameters (CL = 3)

Speed Grade

Clock Rate

200 MHz

Access Time

5.0ns

-5

-6

166 MHz

5.0ns

09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. E 05/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Products and specifications discussed herein are subject to change by Micron without notice.

12 3 4 5 6 7...98

中文翻译

下载PDF

与MT46H32M16LFBF-5 IT相关器件

型号	品牌	获取价格	描述	数据表
MT46H32M16LFBF-6ITC	MICRON	获取价格	512Mb: x16, x32 Mobile Low-Power DDR SDRAM Features
MT46H32M32LFB5-5 IT	MICRON	获取价格	LPDRAM
MT46H64M16LFBF-5 AIT	MICRON	获取价格	LPDRAM
MT46H64M16LFBF-5 IT	MICRON	获取价格	LPDRAM
MT46H64M16LFBF-6	MICRON	获取价格	Mobile Low-Power DDR SDRAM
MT46H64M32LFBQ-48 AIT	MICRON	获取价格	MT46H128M16LF, MT46H64M32LF
MT46H64M32LFBQ-48 IT	MICRON	获取价格	MT46H128M16LF, MT46H64M32LF
MT46H8M16LF	MICRON	获取价格	Mobile Double Data Rate (DDR) SDRAM
MT46H8M32LF	MICRON	获取价格	Mobile Double Data Rate (DDR) SDRAM
MT46V128M4	MICRON	获取价格	DOUBLE DATA RATE DDR SDRAM

与MT46H32M16LFBF-5 IT相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

22
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

21
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

47
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

39

产品中心

服务支持

精选活动

关于我们

帮助中心

MT46H32M16LFBF-5 IT

MT46H32M16LFBF-5 IT 数据手册

与MT46H32M16LFBF-5 IT相关器件

与MT46H32M16LFBF-5 IT相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MT46H32M16LFBF-5 IT

MT46H32M16LFBF-5 IT 数据手册

与MT46H32M16LFBF-5 IT相关器件

与MT46H32M16LFBF-5 IT相关文章

您还可以找

您在本页遇到什么问题？