Datasheet > MT40A2G16TBB-062E

MT40A2G16TBB-062E

更新时间： 2024-04-09 18:58:00

品牌	Logo	应用领域
镁光 - MICRON		动态存储器双倍数据速率
页数	文件大小	规格书
372页	13728K
描述
16Gb: x4, x8, x16 DDR4 SDRAM, MT40A4G4SA-062E

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MT40A2G16TBB-062E 数据手册

浏览型号MT40A2G16TBB-062E的Datasheet PDF文件第2页

浏览型号MT40A2G16TBB-062E的Datasheet PDF文件第3页

浏览型号MT40A2G16TBB-062E的Datasheet PDF文件第4页

浏览型号MT40A2G16TBB-062E的Datasheet PDF文件第5页

浏览型号MT40A2G16TBB-062E的Datasheet PDF文件第6页

浏览型号MT40A2G16TBB-062E的Datasheet PDF文件第7页

16Gb: x4, x8, x16 DDR4 SDRAM

Features

DDR4 SDRAM

MT40A4G4

MT40A2G8

MT40A1G16

s Connectivity test

s JEDEC JESD-79-4 compliant

s sPPR and hPPR capability

s MBIST-PPR support (Die Revision F only)

Features

s V_DD= V_DDQ= 1.2V ά60mV

s V_PPꢀ ꢁꢂꢃ6ꢄ nꢅꢁꢃM6ꢄ ꢆꢁꢃꢇM6

s On-die, internal, adjustable V_REFDQgeneration

s 1.2V pseudo open-drain I/O

Options¹

s Configuration

n 4 Gig x 4

n 2 Gig x 8

Marking

s T_Cmaximum up to 95ιC

n 64ms, 8192-cycle refresh up to 85ιC

n 32ms, 8192-cycle refresh at >85ιC to 95ιC

s 16 internal banks (x4, x8): 4 groups of 4 banks each

s 8 internal banks (x16): 2 groups of 4 banks each

s 8n-bit prefetch architecture

s Programmable data strobe preambles

s Data strobe preamble training

s Command/Address latency (CAL)

s Multipurpose register READ and WRITE capability

s Write leveling

4G4

2G8

1G16

n 1 Gig x 16

s ꢈꢉꢊBALL &"'! PACKAGE ꢋ0BꢊFREEꢌ n Xꢍꢄ Xꢉ

n ꢅꢇMM X ꢅꢅMM n 2EVꢂ "

n ꢎMM X ꢅꢅMM n 2EVꢂ %

n ꢈꢂꢃMM X ꢅꢅMM n 2EVꢂ &

s ꢎꢏꢊBALL &"'! PACKAGE ꢋ0BꢊFREEꢌ n Xꢅꢏ

n ꢅꢇMM X ꢅꢐMM n 2EVꢂ "

n ꢎMM X ꢅꢐMM n 2EVꢂ %

n ꢈꢂꢃMM X ꢅꢐMM n 2EVꢂ &

s 4IMING n CYCLE TIME

n 0.625ns @ CL = 22 (DDR4-3200)

n 0.682ns @ CL = 21 (DDR4-2933)

s Operating temperature

n Commercial (0ι ζ T_Cζ 95ιC)

n )NDUSTRIAL ꢋnꢍꢇι ζ T_Cζ 95ιC)

s Die Revision

s Self refresh mode

s Low-power auto self refresh (LPASR)

s Temperature controlled refresh (TCR)

s Fine granularity refresh

s Self refresh abort

s Maximum power saving

s Output driver calibration

s Nominal, park, and dynamic on-die termination

(ODT)

s Data bus inversion (DBI) for data bus

s Command/Address (CA) parity

s Databus write cyclic redundancy check (CRC)

s Per-DRAM addressability

-062E

-068

None

:B, :E, :F

Notes: 1. Not all options listed can be combined to

define an offered product. Use the part

catalog search on http://www.micron.com for

available offerings.

Table 1: Key Timing Parameters

Speed Grade¹

-062E

Data Rate (MT/s)

Target CL-nRCD-nRP

22-22-22

^tAA (ns)

13.75

^tRCD (ns)

13.75

^tRP (ns)

13.75

3200

2933

-068

21-21-21

14.32 (13.75)

Notes: 1. Refer to the Speed Bin Tables for additional details.

CCM005-1406124318-10453

16gb_ddr4_dram.pdf - Rev. H 8/2021 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Products and specifications discussed herein are subject to change by Micron without notice.

12 3 4 5 6 7...372

下载PDF

与MT40A2G16TBB-062E相关器件

型号	品牌	描述	获取价格	数据表
MT40A2G4	MICRON	Programmable data strobe preambles	获取价格
MT40A2G4PM-083E	MICRON	Programmable data strobe preambles	获取价格
MT40A2G4SA-062E	MICRON	Adding ECC With DDR4 x16 Components	获取价格
MT40A2G4SA-075	MICRON	Adding ECC With DDR4 x16 Components	获取价格
MT40A2G4WE-083E	MICRON	Adding ECC With DDR4 x16 Components	获取价格
MT40A2G4Z11BW	MICRON	Adding ECC With DDR4 x16 Components	获取价格