5秒后页面跳转
MPC99J93ACR2 PDF预览

MPC99J93ACR2

更新时间: 2024-11-09 20:10:07
品牌 Logo 应用领域
恩智浦 - NXP 驱动输出元件逻辑集成电路
页数 文件大小 规格书
8页 213K
描述
99J SERIES, PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LQFP-32

MPC99J93ACR2 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:QFP包装说明:LQFP-32
针数:32Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.26
系列:99J输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-PQFP-G32JESD-609代码:e3
长度:7 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.024 A湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:32实输出次数:5
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:1.8 ns
传播延迟(tpd):1.8 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.08 ns座面最大高度:1.6 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:7 mm
最小 fmax:100 MHzBase Number Matches:1

MPC99J93ACR2 数据手册

 浏览型号MPC99J93ACR2的Datasheet PDF文件第2页浏览型号MPC99J93ACR2的Datasheet PDF文件第3页浏览型号MPC99J93ACR2的Datasheet PDF文件第4页浏览型号MPC99J93ACR2的Datasheet PDF文件第5页浏览型号MPC99J93ACR2的Datasheet PDF文件第6页浏览型号MPC99J93ACR2的Datasheet PDF文件第7页 
MPC99J93  
Rev 3, 05/2005  
Freescale Semiconductor  
Technical Data  
Intelligent Dynamic Clock Switch  
(IDCS) PLL Clock Driver  
MPC99J93  
The MPC99J93 is a PLL clock driver designed specifically for redundant clock  
tree designs. The device receives two differential LVPECL clock signals from  
which it generates 5 new differential LVPECL clock outputs. Two of the output  
pairs regenerate the input signals frequency and phase while the other three  
pairs generate 2x, phase aligned clock outputs.  
INTELLIGENT DYNAMIC  
CLOCK SWITCH  
PLL CLOCK DRIVER  
Features  
Fully Integrated PLL  
Intelligent Dynamic Clock Switch  
LVPECL Clock Outputs  
LVCMOS Control I/O  
3.3 V Operation  
FA SUFFIX  
32-LEAD LQFP PACKAGE  
CASE 873A-03  
32-Lead LQFP Packaging  
32-Lead Pb-Free Package Available  
Functional Description  
The MPC99J93 Intelligent Dynamic Clock Switch (IDCS) circuit continuously  
monitors both input CLK signals. Upon detection of a failure (CLK stuck HIGH or  
LOW for at least 1 period), the INP_BAD for that CLK will be latched (H). If that  
CLK is the primary clock, the IDCS will switch to the good secondary clock and  
phase/frequency alignment will occur with minimal output phase disturbance.  
The typical phase bump caused by a failed clock is eliminated. (See Application  
Information section).  
AC SUFFIX  
32-LEAD LQFP PACKAGE  
Pb-FREE PACKAGE  
CASE 873A-03  
PLL_En  
Clk_Selected  
Inp1bad  
DYNAMIC  
SWITCH  
Inp0bad  
Man_Override  
Alarm_Reset  
LOGIC  
Qb0  
Qb0  
OR  
Sel_Clk  
Qb1  
Qb1  
CLK0  
CLK0  
CLK1  
CLK1  
Qb2  
Qb2  
÷2  
÷4  
PLL  
Qa0  
Qa0  
Ext_FB  
Ext_FB  
200 – 360 MHz  
Qa1  
Qa1  
MR  
Figure 1. Block Diagram  
© Freescale Semiconductor, Inc., 2005. All rights reserved.  

与MPC99J93ACR2相关器件

型号 品牌 获取价格 描述 数据表
MPC99J93FA MOTOROLA

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, PLASTIC, LQFP-32
MPC99J93FA NXP

获取价格

PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLASTIC, LQFP-32
MPC99J93FA IDT

获取价格

PLL Based Clock Driver, 99J Series, 5 True Output(s), 0 Inverted Output(s), PQFP32, LQFP-3
MPC99J93FAR2 NXP

获取价格

PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLASTIC, LQFP-32
MPC99J93FAR2 MOTOROLA

获取价格

PLL Based Clock Driver, 5 True Output(s), 0 Inverted Output(s), PQFP32, PLASTIC, LQFP-32
MPCC-2-16-2-L-44-04.53-S SAMTEC

获取价格

Board Connector, 20 Contact(s), 4 Row(s), Female, Crimp Terminal,
MPCC-2-16-2-L-44-05.94-S SAMTEC

获取价格

Board Connector,
MPCC-2-16-2-L-44-26.65-D-NUS SAMTEC

获取价格

Cable Assembly, 14AWG,
MPCC-2-16-2-L-44-40.01-D-NUS SAMTEC

获取价格

Cable Assembly, 14AWG,
MPCC-2-16-2-L-44-70.00-D-NUS SAMTEC

获取价格

Cable Assembly, 14AWG,