5秒后页面跳转
MPC9992AC PDF预览

MPC9992AC

更新时间: 2024-11-11 15:44:39
品牌 Logo 应用领域
艾迪悌 - IDT 时钟外围集成电路晶体
页数 文件大小 规格书
12页 479K
描述
Clock Generator, 400MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, MS-026BBA, LQFP-32

MPC9992AC 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFP
包装说明:7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, MS-026BBA, LQFP-32针数:32
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.2
JESD-30 代码:S-PQFP-G32JESD-609代码:e3
长度:7 mm湿度敏感等级:3
端子数量:32最高工作温度:70 °C
最低工作温度:最大输出时钟频率:400 MHz
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):260
电源:3.3 V主时钟/晶体标称频率:400 MHz
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Clock Generators最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

MPC9992AC 数据手册

 浏览型号MPC9992AC的Datasheet PDF文件第2页浏览型号MPC9992AC的Datasheet PDF文件第3页浏览型号MPC9992AC的Datasheet PDF文件第4页浏览型号MPC9992AC的Datasheet PDF文件第5页浏览型号MPC9992AC的Datasheet PDF文件第6页浏览型号MPC9992AC的Datasheet PDF文件第7页 
DATA SHEET  
MPC9992  
3.3 V Differential ECL/PECL PLL  
Clock Generator  
The MPC9992 is a 3.3 V compatible, PLL based PECL clock driver. Using  
SiGe technology and a fully differential design ensures optimum skew and PLL  
jitter performance. The performance of the MPC9992 makes the device ideal for  
workstation, mainframe computer and telecommunication applications. With  
output frequencies up to 400 MHz and output skews less than 100 ps the device  
meets the needs of the most demanding clock applications. The MPC9992 offers  
a differential PECL input and a crystal oscillator interface. All control signals are  
LVCMOS compatible.  
3.3 V DIFFERENTIAL  
ECL/PECL  
CLOCK GENERATOR  
Features  
7 differential outputs, PLL based clock generator  
SiGe technology supports minimum output skew (max. 100 ps)  
FA SUFFIX  
32-LEAD LQFP PACKAGE  
CASE 873A-04  
Supports up to two generated output clock frequencies with a maximum clock  
frequency up to 400 MHz  
Selectable crystal oscillator interface and PECL compatible clock input  
SYNC pulse generation  
PECL compatible differential clock inputs and outputs  
Single 3.3 V (PECL) supply  
AC SUFFIX  
32-LEAD LQFP PACKAGE  
Pb-FREE PACKAGE  
CASE 873A-04  
Ambient temperature range 0°C to +70°C  
Standard 32 lead LQFP package  
Pin and function compatible to the MPC992  
32-lead Pb-free Package Available  
Functional Description  
The MPC9992 utilizes PLL technology to frequency lock its outputs onto an input reference clock. The reference clock fre-  
quency and the divider for the feedback path determine the VCO frequency. Both must be selected to match the VCO frequency  
range. The MPC9992 features frequency programmability between the three output banks outputs as well as the output to input  
relationships. Output frequency ratios of 2:1, 3:1, 3:2 and 5:2 can be realized. The two banks of outputs and the feedback fre-  
quency divider can be programmed by the FSEL[2:0] pins of the device. The VCO_SEL pin provides an extended PLL input ref-  
erence frequency range.  
The SYNC pulse generator monitors the phase relationship between the QA[3:0] and QB[2:0] output banks. The SYNC gen-  
erator output signals the coincident edges of the two output banks. This feature is useful for non binary relationships between  
output frequencies.  
The REF_SEL pin selects the differential PECL compatible input pair or crystal oscillator interface as the reference clock sig-  
nal. The PLL_EN control selects the PLL bypass configuration for test and diagnosis. In this configuration, the selected input  
reference clock is routed directly to the output dividers bypassing the PLL. The PLL bypass is fully static and the minimum clock  
frequency specification and all other PLL characteristics do not apply.  
The MPC9992 requires an external reset signal for start-up and for PLL recovery in case the reference input is interrupted.  
Assertion of the reset signal forces all outputs to the logic low state.  
The MPC9992 is fully 3.3 V compatible and requires no external loop filter components. The differential clock input (PCLK) is  
PECL compatible and all control inputs accept LVCMOS compatible signals while the outputs provide PECL compatible levels  
with the capability to drive terminated 50 transmission lines.  
The device is pin and function compatible to the MPC992 and is packaged in a 32-lead LQFP package.  
IDT™ 3.3 V Differential ECL/PECL PLL Clock Generator  
MPC9992  
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc  
1

MPC9992AC 替代型号

型号 品牌 替代类型 描述 数据表
MPC9992ACR2 IDT

完全替代

Clock Generator, 400MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBA, LQFP-32

与MPC9992AC相关器件

型号 品牌 获取价格 描述 数据表
MPC9992ACR2 IDT

获取价格

Clock Generator, 400MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, LEAD FREE, MS-026BBA, LQFP-32
MPC9992FA MOTOROLA

获取价格

400 MHz, OTHER CLOCK GENERATOR, PQFP32, LQFP-32
MPC9992FA NXP

获取价格

IC,MISCELLANEOUS CLOCK GENERATOR,QFP,32PIN,PLASTIC
MPC9992FA IDT

获取价格

Clock Generator, 400MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, MS-026BBA, LQFP-
MPC9992FAR2 MOTOROLA

获取价格

Clock Generator, 400MHz, CMOS, PQFP32, LQFP-32
MPC9993 MOTOROLA

获取价格

INTELLIGENT DYNAMIC CLOCK SWITCH (IDCS)PLL CLOCK DRIVER
MPC9993AC IDT

获取价格

PLL Based Clock Driver, 9993 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PQFP32,
MPC9993ACR2 IDT

获取价格

PLL Based Clock Driver, 9993 Series, 5 True Output(s), 0 Inverted Output(s), CMOS, PQFP32,
MPC9993D MOTOROLA

获取价格

INTELLIGENT DYNAMIC CLOCK SWITCH (IDCS)PLL CLOCK DRIVER
MPC9993DFA MOTOROLA

获取价格

INTELLIGENT DYNAMIC CLOCK SWITCH (IDCS)PLL CLOCK DRIVER