5秒后页面跳转
MPC974 PDF预览

MPC974

更新时间: 2024-09-22 22:51:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 时钟驱动器
页数 文件大小 规格书
9页 147K
描述
LOW VOLTAGE PLL CLOCK DRIVER

MPC974 数据手册

 浏览型号MPC974的Datasheet PDF文件第2页浏览型号MPC974的Datasheet PDF文件第3页浏览型号MPC974的Datasheet PDF文件第4页浏览型号MPC974的Datasheet PDF文件第5页浏览型号MPC974的Datasheet PDF文件第6页浏览型号MPC974的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
The MPC974 is a fully integrated PLL based clock generator and clock  
distribution chip which operates from a 3.3V supply. The MPC974 is  
ideally suited for high speed, timing critical designs which need a high  
level of clock fanout. The device features 15 high drive LVCMOS outputs,  
each output has the capability of driving a 50parallel terminated  
transmission line or two 50series terminated transmission lines on the  
incident edge.  
LOW VOLTAGE  
PLL CLOCK DRIVER  
Fully Integrated PLL  
Two Reference Clock Inputs for Redundant Clock Applications  
High Impedance Output Control  
Logic Enable on the Outputs  
3.3V V  
Supply  
CC  
Output Frequency Configurable  
TQFP Packaging  
±100ps Typical Cycle–to–Cycle Jitter  
The MPC974 features 3 independent frequency programmable banks  
of outputs. The frequency programmability offers the capability of  
establishing output frequency relationships of 1:1, 2:1, 3:1, 3:2 and 3:2:1.  
In addition, the device features a separate feedback output which allows  
for a wide variety of input/output frequency multiplication alternatives.  
The VCO_Sel pin provides an extended VCO lock range for added  
flexibility and general purpose usage.  
FA SUFFIX  
52–LEAD TQFP PACKAGE  
CASE 848D-03  
The TCLK0 and TCLK1 inputs provide a method for dynamically  
switching the PLL between two different clock sources. The PLL has been  
optimized to provide small deviations in output pulse width and well  
controlled, slow transition back to lock when the inputs are switched  
between two references that are equal in frequency but out of phase with  
each other. This feature makes the MPC974 an ideal solution for fault  
tolerant applications which require redundant clock sources.  
All of the control pins are LVTTL/LVCMOS level inputs. The Fsel pins control the VCO divide ratios that are applied to the  
various output banks and the feedback output. The MR input will reset the internal flip flops and place the outputs in high  
impedance when driven LOW. The OE pin will force all of the outputs except the feedback output LOW to allow for acquiring  
phase lock prior to providing clocks to the rest of the system. Note that the OE pin is not synchronized to the internal clock. As a  
result, the initial pulse after de–assertion of the OE pin may be distorted. The PLL_En pin allows the PLL to be bypassed for  
board level functional test. When bypassed the signal on the selected TCLK will be routed around the PLL and will drive the  
internal dividers directly.  
The MPC974 is packaged in the 52–lead TQFP package to provide optimum electrical performance as well as minimize board  
space requirements. The device is specified for 3.3V V  
.
CC  
1/97  
REV 2  
Motorola, Inc. 1997  

与MPC974相关器件

型号 品牌 获取价格 描述 数据表
MPC974FA NXP

获取价格

974 SERIES, PLL BASED CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, PLAST
MPC974FA IDT

获取价格

PLL Based Clock Driver, 974 Series, 14 True Output(s), 0 Inverted Output(s), CMOS, PQFP52,
MPC974FA MOTOROLA

获取价格

PLL Based Clock Driver, 974 Series, 14 True Output(s), 0 Inverted Output(s), CMOS, PQFP52,
MPC974FAR2 NXP

获取价格

974 SERIES, PLL BASED CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, PLAST
MPC974FAR2 MOTOROLA

获取价格

974 SERIES, PLL BASED CLOCK DRIVER, 14 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52, LQFP-
MPC9772 IDT

获取价格

3.3V 1:12 LVCMOS PLL Clock Generator Internal Power-On Reset
MPC9772 MOTOROLA

获取价格

3.3V 1:12 LVCMOS PLL Clock Generator
MPC9772AE IDT

获取价格

TQFP-52, Tray
MPC9772AER2 MOTOROLA

获取价格

240MHz, OTHER CLOCK GENERATOR, PQFP52, LQFP-52
MPC9772FA IDT

获取价格

Clock Generator, 230MHz, CMOS, PQFP52, LQFP-52