5秒后页面跳转
MPC961CACR2 PDF预览

MPC961CACR2

更新时间: 2024-09-23 20:47:35
品牌 Logo 应用领域
恩智浦 - NXP 驱动输出元件逻辑集成电路
页数 文件大小 规格书
12页 294K
描述
961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLASTIC, LQFP-32

MPC961CACR2 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:QFP包装说明:PLASTIC, LQFP-32
针数:32Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.22
其他特性:ALSO OPERATE AT 3.3V SUPPLY系列:961
输入调节:STANDARDJESD-30 代码:S-PQFP-G32
JESD-609代码:e3长度:7 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER湿度敏感等级:3
功能数量:1反相输出次数:
端子数量:32实输出次数:17
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):260
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.15 ns
座面最大高度:1.6 mm最大供电电压 (Vsup):2.625 V
最小供电电压 (Vsup):2.375 V标称供电电压 (Vsup):2.5 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:TIN端子形式:GULL WING
端子节距:0.8 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:7 mm
最小 fmax:100 MHzBase Number Matches:1

MPC961CACR2 数据手册

 浏览型号MPC961CACR2的Datasheet PDF文件第2页浏览型号MPC961CACR2的Datasheet PDF文件第3页浏览型号MPC961CACR2的Datasheet PDF文件第4页浏览型号MPC961CACR2的Datasheet PDF文件第5页浏览型号MPC961CACR2的Datasheet PDF文件第6页浏览型号MPC961CACR2的Datasheet PDF文件第7页 
Freescale Semiconductor, Inc.  
SEMICONDUCTOR TECHNICAL DATA  
Order this document  
by MPC961C/D  
The MPC961 is a 2.5V or 3.3V compatible, 1:18 PLL based zero delay  
buffer. With output frequencies of up to 200MHz, output skews of 150ps  
the device meets the needs of the most demanding clock tree  
applications.  
LOW VOLTAGE  
Fully Integrated PLL  
ZERO DELAY BUFFER  
Up to 200MHz I/O Frequency  
LVCMOS Outputs  
Outputs Disable in High Impedance  
LVCMOS Reference Clock Options  
LQFP Packaging  
±50ps Cycle–Cycle Jitter  
150ps Output Skews  
The MPC961 is offered with two different input configurations. The  
MPC961C offers an LVCMOS reference clock while the MPC961P offers  
an LVPECL reference clock.  
FA SUFFIX  
32–LEAD LQFP PACKAGE  
CASE 873A–02  
When pulled high the OE pin will force all of the outputs (except QFB)  
into a high impedance state. Because the OE pin does not affect the QFB  
output, down stream clocks can be disabled without the internal PLL  
losing lock.  
The MPC961 is fully 2.5V or 3.3V compatible and requires no external  
loop filter components. All control inputs accept LVCMOS compatible  
levels and the outputs provide low impedance LVCMOS outputs capable  
of driving terminated 50 transmission lines. For series terminated lines  
the MPC961 can drive two lines per output giving the device an effective  
fanout of 1:36. The device is packaged in a 32 lead LQFP.  
Q0  
Q1  
Q2  
Q3  
PLL  
CCLK  
FB_IN  
Ref  
100 – 200 MHz  
O
1
50k  
50k  
50 – 100 MHz  
FB  
Q14  
Q15  
Q16  
F_RANGE  
OE  
50k  
50k  
QFB  
The MPC961C requires an external RC filter for the analog power supply pin V . Please see applications section for details.  
CCA  
Figure 1. MPC961C Logic Diagram  
03/01  
Motorola, Inc. 2001  
For More Information On This Product,  
Go to: www.freescale.cRoEmV 1  

与MPC961CACR2相关器件

型号 品牌 获取价格 描述 数据表
MPC961CFA NXP

获取价格

IC,1:17 OUTPUT,BICMOS,QFP,32PIN,PLASTIC
MPC961CFA MOTOROLA

获取价格

MPC900 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LQ
MPC961CFAR2 MOTOROLA

获取价格

MPC900 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, LQ
MPC961CFAR2 NXP

获取价格

961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLAST
MPC961PAC NXP

获取价格

961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLAST
MPC961PACR2 NXP

获取价格

961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLAST
MPC961PFA MOTOROLA

获取价格

暂无描述
MPC961PFAR2 MOTOROLA

获取价格

PLL Based Clock Driver, MPC900 Series, 17 True Output(s), 0 Inverted Output(s), PQFP32, LQ
MPC961PFAR2 NXP

获取价格

961 SERIES, PLL BASED CLOCK DRIVER, 17 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, PLAST
MPC962305 MOTOROLA

获取价格

Low-Cost 3.3 V Zero Delay Buffer