MPC9600

更新时间： 2024-09-22 22:51:11

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		时钟驱动器
页数	文件大小	规格书
16页	323K
描述
LOW VOLTAGE 2.5 V AND 3.3 V CMOS PLL CLOCK DRIVER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MPC9600 数据手册

Freescale Semiconductor, Inc.

Order Number: MPC9600/D

Rev. 2, 11/2001

SEMICONDUCTOR TECHNICAL DATA

The MPC9600 is a low voltage 2.5 V or 3.3 V compatible, 1:21 PLL

based clock driver and fanout buffer. With output frequencies up to 200

MHz and output skews of 150 ps, the device meets the needs of the most

demanding clock tree applications.

Features:

•

Multiplication of input frequency by 2, 3, 4 and 6

•

Distribution of output frequency to 21 outputs organized in three output

banks: QA0-QA6, QB0-QB6, QC0-QC6, each fully selectable

3.3 V OR 2.5 V

LOW VOLTAGE CMOS

PLL CLOCK DRIVER

•

Fully integrated PLL

Selectable output frequency range is 50 to 100 MHz and 100 to 200 MHz

Selectable input frequency range is 16.67 to 33 MHz and 25 to 50 MHz

LVCMOS outputs

Outputs disable to high impedance (except QFB)

LVCMOS or LVPECL reference clock options

48 lead QFP packaging

±50 ps cycle-to-cycle jitter

150 ps maximum output-to-output skew

200 ps maximum static phase offset window

FA SUFFIX

48–LEAD LQFP PACKAGE

CASE 932–03

The MPC9600 is a fully LVCMOS 2.5 V or 3.3 V compatible PLL clock

driver. The MPC9600 has the capability to generate clock signals of 50 to

200 MHz from clock sources of 16.67 to 50 MHz. The internal PLL is

optimized for this frequency range and does not require external loop filter

components. QFB provides an output for the external feedback path to

the feedback input FB_IN. The QFB divider ratio is configurable and

determines the PLL frequency multiplication factor when QFB is directly

connected to FB_IN. The MPC9600 is optimized for minimizing the

propagation delay between the clock input and FB_IN.

Three output banks of 7 outputs each bank can be individually configured to divide the VCO frequency by 2 or by 4. Combining

the feedback and output divider ratios, the MPC9600 is capable to multiply the input frequency by 2, 3, 4 and 6.

The reference clock is selectable either LVPECL or LVCMOS. The LVPECL reference clock feature allows the designer to use

LVPECL fanout buffers for the inner branches of the clock distribution tree. All control inputs accept LVCMOS compatible levels.

The outputs provide low impedance LVCMOS outputs capable of driving parallel terminated 50 Ω transmission to V =V /2.

TT CC

For series terminated lines the MPC9600 can drive two lines per output giving the device an effective total fanout of 1:42. With

guaranteed maximum output-to-output skew of 150 ps, the MPC9600 PLL clock driver meets the synchronization requirements

of the most demanding systems.

The V

analog power pin doubles as a PLL bypass select line for test purpose. When the V

is driven to GND the

CCA

reference clock will bypass the PLL.

The device is packaged in a 48-lead LQFP package to provide optimum combination of board density and performance.

For More Information On This Product,

Motorola, Inc. 2001

Go to: www.freescale.com

12 3 4 5 6 7...16

中文翻译

下载PDF

与MPC9600相关器件

型号	品牌	获取价格	描述	数据表
MPC9600AE	IDT	获取价格	Low Voltage, 2.5V and 3.3V LVCMOS PLL Clock Driver
MPC9600FA	FREESCALE	获取价格	LOW VOLTAGE 2.5V AND 3.3 V CMOS PLL CLOCK DRIVER
MPC9600FAR2	MOTOROLA	获取价格	PLL Based Clock Driver, 21 True Output(s), 0 Inverted Output(s), CMOS, PQFP48, PLASTIC, LQ
MPC9600FAR2	NXP	获取价格	9600 SERIES, PLL BASED CLOCK DRIVER, 21 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48, PLAS
MPC9608	MOTOROLA	获取价格	1:10 LVCMOS Zero Delay Clock Buffer
MPC9608AC	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, LEAD FR
MPC9608AC	NXP	获取价格	9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X
MPC9608ACR2	IDT	获取价格	PLL Based Clock Driver, 9608 Series, 10 True Output(s), 0 Inverted Output(s), CMOS, PQFP32
MPC9608ACR2	NXP	获取价格	9608 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X
MPC9608FA	MOTOROLA	获取价格	PLL Based Clock Driver, 10 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, 7 X 7 MM, L

与MPC9600相关文章

SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

2
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

3
摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

77
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

67

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9600

MPC9600 数据手册

与MPC9600相关器件

与MPC9600相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC9600

MPC9600 数据手册

与MPC9600相关器件

与MPC9600相关文章

您还可以找

您在本页遇到什么问题？