5秒后页面跳转
MPC958 PDF预览

MPC958

更新时间: 2024-09-22 22:51:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 时钟驱动器
页数 文件大小 规格书
8页 256K
描述
LOW VOLTAGE PLL CLOCK DRIVER

MPC958 数据手册

 浏览型号MPC958的Datasheet PDF文件第2页浏览型号MPC958的Datasheet PDF文件第3页浏览型号MPC958的Datasheet PDF文件第4页浏览型号MPC958的Datasheet PDF文件第5页浏览型号MPC958的Datasheet PDF文件第6页浏览型号MPC958的Datasheet PDF文件第7页 
Freescale Semiconductor, Inc.  
SEMICONDUCTOR TECHNICAL DATA  
Order this document  
by MPC958/D  
The MPC958 is a 3.3V compatible, PLL based clock driver device  
targeted for high performance clock tree designs. With output frequencies  
of up to 200MHz and output skews of 200ps the MPC958 is ideal for the  
most demanding clock tree designs. The devices employ a fully  
differential PLL design to minimize cycle–to–cycle and phase jitter.  
LOW VOLTAGE  
PLL CLOCK DRIVER  
Fully Integrated PLL  
Output Frequency up to 200MHz  
Outputs Disable in High Impedance  
LQFP Packaging  
100ps Cycle–to–Cycle Jitter  
The MPC958 has a differential LVPECL reference input along with an  
external feedback input. These features make the MPC958 ideal for use  
as a zero delay, low skew fanout buffer. The device performance has  
been tuned and optimized for zero delay performance. The MR/OE input  
pin will tristate the output buffers when driven “high”.  
FA SUFFIX  
32–LEAD LQFP PACKAGE  
CASE 873A–02  
The MPC958 is fully 3.3V compatible and requires no external loop  
filter components. All control inputs accept LVCMOS or LVTTL  
compatible levels while the outputs provide LVCMOS levels with the  
ability to drive terminated 50transmission lines. For series terminated  
50lines, each of the MPC958 outputs can drive two traces giving the  
device an effective fanout of 1:22. The device is packaged in a 7x7mm  
32–lead LQFP package to provide the optimum combination of board  
density and performance.  
QFB  
Q0:8  
Q9  
(Int pull up)  
PECL_CLK  
PECL_CLK  
0
0
(Int pull down)  
9
Phase  
Detector  
0
VCO  
200–400MHz  
1
1
LPF  
÷2  
(Int pull up)  
1
÷2  
FB_CLK  
(Int pull up)  
(Int pull up)  
(Int pull down)  
(Int pull up)  
VCO_SEL  
BYPASS  
MR/OE  
PLL_EN  
Figure 1. Logic Diagram  
06/00  
Motorola, Inc. 2000  
For More Information On This Product,  
Go to: www.freescale.cRoEmV 1  

与MPC958相关器件

型号 品牌 获取价格 描述 数据表
MPC958FA MOTOROLA

获取价格

PLL Based Clock Driver, MPC900 Series, 10 True Output(s), 0 Inverted Output(s), PQFP32, 7
MPC958FA NXP

获取价格

958 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC958FAR2 MOTOROLA

获取价格

MPC900 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7
MPC958FAR2 NXP

获取价格

958 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC9600 MOTOROLA

获取价格

LOW VOLTAGE 2.5 V AND 3.3 V CMOS PLL CLOCK DRIVER
MPC9600AE IDT

获取价格

Low Voltage, 2.5V and 3.3V LVCMOS PLL Clock Driver
MPC9600FA FREESCALE

获取价格

LOW VOLTAGE 2.5V AND 3.3 V CMOS PLL CLOCK DRIVER
MPC9600FAR2 MOTOROLA

获取价格

PLL Based Clock Driver, 21 True Output(s), 0 Inverted Output(s), CMOS, PQFP48, PLASTIC, LQ
MPC9600FAR2 NXP

获取价格

9600 SERIES, PLL BASED CLOCK DRIVER, 21 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48, PLAS
MPC9608 MOTOROLA

获取价格

1:10 LVCMOS Zero Delay Clock Buffer