5秒后页面跳转
MPC954DT PDF预览

MPC954DT

更新时间: 2024-09-23 21:20:07
品牌 Logo 应用领域
艾迪悌 - IDT PC驱动光电二极管逻辑集成电路
页数 文件大小 规格书
7页 417K
描述
PLL Based Clock Driver, 954 Series, 10 True Output(s), 0 Inverted Output(s), PDSO24, TSSOP-24

MPC954DT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP,针数:24
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.7系列:954
输入调节:STANDARDJESD-30 代码:R-PDSO-G24
JESD-609代码:e0长度:7.8 mm
逻辑集成电路类型:PLL BASED CLOCK DRIVER功能数量:1
反相输出次数:端子数量:24
实输出次数:10最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):225认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.3 ns座面最大高度:1.2 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mm最小 fmax:50 MHz
Base Number Matches:1

MPC954DT 数据手册

 浏览型号MPC954DT的Datasheet PDF文件第2页浏览型号MPC954DT的Datasheet PDF文件第3页浏览型号MPC954DT的Datasheet PDF文件第4页浏览型号MPC954DT的Datasheet PDF文件第5页浏览型号MPC954DT的Datasheet PDF文件第6页浏览型号MPC954DT的Datasheet PDF文件第7页 
DATA SHEET  
MPC954  
Low Voltage PLL Clock Driver  
The MPC954 is a 3.3V compatible, PLL based zero delay buffer  
targeted for high performance clock tree designs. With 11 outputs at  
frequencies of up to 100MHz and output skews of 200ps the MPC954 is  
ideal for the most demanding clock tree designs. The devices employ a  
fully differential PLL design to minimize cycle–to–cycle and phase jitter.  
LOW VOLTAGE  
PLL ZERO DELAY BUFFER  
Fully Integrated PLL  
Output Frequency up to 100MHz  
Outputs Disable in High Impedance  
TSSOP Packaging  
50ps Cycle–to–Cycle Jitter Typical  
The analog V  
pin of the device also serves as a PLL bypass select  
pin. When driven low the V pin will route the REF_CLK input around  
CC  
CCA  
the PLL directly to the outputs. The OE input is a logic enable for all of the  
outputs except QFB. A low on the OE pin forces Q0–Q9 to a logic low  
state.  
DT SUFFIX  
24–LEAD TSSOP PACKAGE  
CASE 948H–01  
The MPC954 is fully 3.3V compatible and requires no external loop  
filter components. All inputs accept LVCMOS or LVTTL compatible levels  
while the outputs provide LVCMOS levels with the ability to drive  
terminated 50transmission lines. The output impedance of the MPC954  
is 10 , therefore for series terminated 50lines, each of the MPC954  
outputs can drive two traces giving the device an effective fanout of 1:22.  
The device is packaged in a 24–lead TSSOP package to provide the  
optimum combination of board density and performance.  
OE  
Q0  
(Int pull down)  
REF_CLK  
PLL  
(Int pull down)  
Q9  
FB_CLK  
QFB  
V
CCA  
Figure 1. Block Diagram  
IDT™ Low Voltage PLL Clock Driver  
MPC954  
Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc  
1

与MPC954DT相关器件

型号 品牌 获取价格 描述 数据表
MPC954DTR2 MOTOROLA

获取价格

MPC900 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TS
MPC955FA MOTOROLA

获取价格

Processor Specific Clock Generator, 300MHz, CMOS, PQFP32, TQFP-32
MPC955FAR2 MOTOROLA

获取价格

300MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32, TQFP-32
MPC958 MOTOROLA

获取价格

LOW VOLTAGE PLL CLOCK DRIVER
MPC958FA MOTOROLA

获取价格

PLL Based Clock Driver, MPC900 Series, 10 True Output(s), 0 Inverted Output(s), PQFP32, 7
MPC958FA NXP

获取价格

958 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC958FAR2 MOTOROLA

获取价格

MPC900 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7
MPC958FAR2 NXP

获取价格

958 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC9600 MOTOROLA

获取价格

LOW VOLTAGE 2.5 V AND 3.3 V CMOS PLL CLOCK DRIVER
MPC9600AE IDT

获取价格

Low Voltage, 2.5V and 3.3V LVCMOS PLL Clock Driver