5秒后页面跳转
MPC954DT PDF预览

MPC954DT

更新时间: 2024-09-23 19:48:55
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA PC驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
5页 117K
描述
MPC900 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TSSOP-24

MPC954DT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:TSSOP-24Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.85
系列:MPC900输入调节:STANDARD
JESD-30 代码:R-PDSO-G24JESD-609代码:e0
长度:7.8 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.04 A功能数量:1
反相输出次数:端子数量:24
实输出次数:10最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP24,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.3 ns座面最大高度:1.2 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BIPOLAR
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mm最小 fmax:50 MHz
Base Number Matches:1

MPC954DT 数据手册

 浏览型号MPC954DT的Datasheet PDF文件第2页浏览型号MPC954DT的Datasheet PDF文件第3页浏览型号MPC954DT的Datasheet PDF文件第4页浏览型号MPC954DT的Datasheet PDF文件第5页 
ꢀꢁ ꢂ ꢁꢃ ꢁ ꢄꢅ  
SEMICONDUCTOR TECHNICAL DATA  
Order this document  
by MPC954/D  
ꢄ ꢆꢇ ꢈꢆꢉꢊ ꢋ ꢌ ꢍ ꢎꢄ ꢄ ꢏꢉꢆꢐ ꢑ ꢒꢓ ꢔ ꢕꢍꢓ  
The MPC954 is a 3.3V compatible, PLL based zero delay buffer tar-  
geted for high performance clock tree designs. With 11 outputs at fre-  
quencies of up to 100MHz and output skews of 200ps the MPC954 is  
ideal for the most demanding clock tree designs. The devices employ a  
fully differential PLL design to minimize cycle–to–cycle and phase jitter.  
LOW VOLTAGE  
Fully Integrated PLL  
PLL ZERO DELAY BUFFER  
Output Frequency up to 100MHz  
Outputs Disable in High Impedance  
TSSOP Packaging  
50ps Cycle–to–Cycle Jitter Typical  
The analog VCC pin of the device also serves as a PLL bypass select  
pin. When driven low the VCCA pin will route the REF_CLK input around  
the PLL directly to the outputs. The OE input is a logic enable for all of the  
outputs except QFB. A low on the OE pin forces Q0–Q9 to a logic low  
state.  
The MPC954 is fully 3.3V compatible and requires no external loop  
filter components. All inputs accept LVCMOS or LVTTL compatible levels  
while the outputs provide LVCMOS levels with the ability to drive termi-  
nated 50transmission lines. The output impedance of the MPC954 is  
10W, therefore for series terminated 50lines, each of the MPC954 out-  
puts can drive two traces giving the device an effective fanout of 1:22.  
The device is packaged in a 24–lead TSSOP package to provide the  
optimum combination of board density and performance.  
5
DT SUFFIX  
24–LEAD TSSOP PACKAGE  
CASE 948H  
ꢄ ꢄ ꢊ  
Figure 1. Block Diagram  
Rev 1  
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA  
457  

与MPC954DT相关器件

型号 品牌 获取价格 描述 数据表
MPC954DTR2 MOTOROLA

获取价格

MPC900 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TS
MPC955FA MOTOROLA

获取价格

Processor Specific Clock Generator, 300MHz, CMOS, PQFP32, TQFP-32
MPC955FAR2 MOTOROLA

获取价格

300MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32, TQFP-32
MPC958 MOTOROLA

获取价格

LOW VOLTAGE PLL CLOCK DRIVER
MPC958FA MOTOROLA

获取价格

PLL Based Clock Driver, MPC900 Series, 10 True Output(s), 0 Inverted Output(s), PQFP32, 7
MPC958FA NXP

获取价格

958 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC958FAR2 MOTOROLA

获取价格

MPC900 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7
MPC958FAR2 NXP

获取价格

958 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7
MPC9600 MOTOROLA

获取价格

LOW VOLTAGE 2.5 V AND 3.3 V CMOS PLL CLOCK DRIVER
MPC9600AE IDT

获取价格

Low Voltage, 2.5V and 3.3V LVCMOS PLL Clock Driver