Datasheet > MPC952FAR2

MPC952FAR2

更新时间： 2024-09-23 14:53:55

品牌	Logo	应用领域
艾迪悌 - IDT		PC 驱动输出元件逻辑集成电路
页数	文件大小	规格书
6页	272K
描述
PLL Based Clock Driver, 952 Series, 11 True Output(s), 0 Inverted Output(s), CMOS, PQFP32, PLASTIC, LQFP-32

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MPC952FAR2 技术参数

是否无铅：	含铅	是否Rohs认证：	不符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LQFP,	针数：	32
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
风险等级：	5.29	Is Samacsys：	N
其他特性：	MULTIPLE SELECTABLE FREQUENCY RELATIONS FOR THE CLOCK OUTPUTS; MEETS POWER PC SKEW REQUIREMENTS	系列：	952
输入调节：	STANDARD	JESD-30 代码：	S-PQFP-G32
JESD-609代码：	e0	长度：	7 mm
逻辑集成电路类型：	PLL BASED CLOCK DRIVER	湿度敏感等级：	3
功能数量：	1	反相输出次数：
端子数量：	32	实输出次数：	11
最高工作温度：	70 °C	最低工作温度：
输出特性：	3-STATE	封装主体材料：	PLASTIC/EPOXY
封装代码：	LQFP	封装形状：	SQUARE
封装形式：	FLATPACK, LOW PROFILE	峰值回流温度（摄氏度）：	240
认证状态：	Not Qualified	Same Edge Skew-Max（tskwd）：	0.55 ns
座面最大高度：	1.6 mm	最大供电电压 (Vsup)：	3.465 V
最小供电电压 (Vsup)：	3.135 V	标称供电电压 (Vsup)：	3.3 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	TIN LEAD
端子形式：	GULL WING	端子节距：	0.8 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	20
宽度：	7 mm	最小 fmax：	180 MHz
Base Number Matches：	1

MPC952FAR2 数据手册

Freescale Semiconductor, Inc.

SEMICONDUCTOR TECHNICAL DATA

ꢀ

ꢁ

ꢂ

ꢁ

ꢃ

ꢁ

ꢄ

ꢅ

Order this document

by MPC952/D

ꢄ

ꢆ

ꢇ

ꢈ

ꢆ

ꢉ

ꢊ

ꢋ

ꢌ

ꢍ

ꢎ

ꢄ

ꢏ

ꢉ

ꢆ

ꢐ

ꢑ

ꢒ

ꢓ

ꢔ

ꢕ

ꢍ

ꢓ

ꢀꢎ ꢏꢖ ꢗꢘ

See Upgrade Product – MPC9352

The MPC952 is a 3.3V compatible, PLL based clock driver device tar-

geted for high performance clock tree applications. The device features a

fully integrated PLL with no external components required. With output

frequencies of up to 180MHz and eleven low skew outputs the MPC952 is

well suited for high performance designs. The device employs a fully dif-

ferential PLL design to optimize jitter and noise rejection performance.

Jitter is an increasingly important parameter as more microprocessors

and ASiC’s are employing on chip PLL clock distribution.

LOW VOLTAGE

PLL CLOCK DRIVER

• Fully Integrated PLL

• Output Frequency up to 180MHz

• High Impedance Disabled Outputs

• Compatible with PowerPC, Intel and High Performance RISC Micro-

processors

• Output Frequency Configurable

• LQFP Packaging

•

100ps Cycle–to–Cycle Jitter

The MPC952 features three banks of individually configurable outputs.

The banks contain 5 outputs, 4 outputs and 2 outputs. The internal divide

circuitry allows for output frequency ratios of 1:1, 2:1, 3:1 and 3:2:1. The

output frequency relationship is controlled by the fsel frequency control

pins. The fsel pins as well as the other inputs are LVCMOS/LVTTL com-

patible inputs.

FA SUFFIX

LQFP PACKAGE

CASE 873A-02

The MPC952 uses external feedback to the PLL. This features allows

for the use of the device as a “zero delay” buffer. Any of the eleven

outputs can be used as the feedback to the PLL. The VCO_Sel pin allows for the choice of two VCO ranges to optimize PLL

stability and jitter performance. The MR/OE pin allows the user to force the outputs into high impedance for board level test.

For system debug the PLL of the MPC952 can be bypassed. When forced to a logic HIGH, the PLLEN input will route the

signal on the RefClk input around the PLL directly to the internal dividers. Because the signal is routed through the dividers, it

may take several transitions of the RefClk to affect a transition on the outputs. This features allows a designer to single step the

design for debug purposes.

The outputs of the MPC952 are LVCMOS outputs. The outputs are optimally designed to drive terminated transmission lines.

For applications using series terminated transmission lines each MPC952 output can drive two lines. This capability provides an

effective fanout of 22, more than enough clocks for most clock tree designs. For more information on driving transmission lines

consult the applications section of this data sheet.

PowerPC is a trademark of International Business Machines Corporation. Pentium is a trademark of Intel Corporation.

Rev 5

168

MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA

For More Information On This Product,

Go to: www.freescale.com

12 3 4 5 6

中文翻译

下载PDF

与MPC952FAR2相关器件

型号	品牌	获取价格	描述	数据表
MPC953	MOTOROLA	获取价格	LOW VOLTAGE PLL CLOCK DRIVER
MPC953FAR2	MOTOROLA	获取价格	PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32, 7 X 7 MM, PLASTIC,
MPC954DT	MOTOROLA	获取价格	MPC900 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TS
MPC954DT	NXP	获取价格	IC,1:10 OUTPUT,BIPOLAR,TSSOP,24PIN,PLASTIC
MPC954DT	IDT	获取价格	PLL Based Clock Driver, 954 Series, 10 True Output(s), 0 Inverted Output(s), PDSO24, TSSOP
MPC954DTR2	MOTOROLA	获取价格	MPC900 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24, TS
MPC955FA	MOTOROLA	获取价格	Processor Specific Clock Generator, 300MHz, CMOS, PQFP32, TQFP-32
MPC955FAR2	MOTOROLA	获取价格	300MHz, PROC SPECIFIC CLOCK GENERATOR, PQFP32, TQFP-32
MPC958	MOTOROLA	获取价格	LOW VOLTAGE PLL CLOCK DRIVER
MPC958FA	MOTOROLA	获取价格	PLL Based Clock Driver, MPC900 Series, 10 True Output(s), 0 Inverted Output(s), PQFP32, 7

与MPC952FAR2相关文章

SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

2
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

3
摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

77
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

67

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC952FAR2

MPC952FAR2 技术参数

MPC952FAR2 数据手册

与MPC952FAR2相关器件

与MPC952FAR2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MPC952FAR2

MPC952FAR2 技术参数

MPC952FAR2 数据手册

与MPC952FAR2相关器件

与MPC952FAR2相关文章

您还可以找

您在本页遇到什么问题？