5秒后页面跳转
MM74HCT573SJ PDF预览

MM74HCT573SJ

更新时间: 2024-01-30 18:20:31
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 101K
描述
Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT573SJ 技术参数

是否Rohs认证:符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.300 INCH, MS-013, SOIC-20
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.09
Is Samacsys:N其他特性:BROADSIDE VERSION OF 373
系列:HCTJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:12.8015 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.0072 A湿度敏感等级:1
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:5 V
Prop。Delay @ Nom-Sup:38 ns传播延迟(tpd):44 ns
认证状态:Not Qualified座面最大高度:2.65 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.5 mmBase Number Matches:1

MM74HCT573SJ 数据手册

 浏览型号MM74HCT573SJ的Datasheet PDF文件第2页浏览型号MM74HCT573SJ的Datasheet PDF文件第3页浏览型号MM74HCT573SJ的Datasheet PDF文件第4页浏览型号MM74HCT573SJ的Datasheet PDF文件第5页浏览型号MM74HCT573SJ的Datasheet PDF文件第6页浏览型号MM74HCT573SJ的Datasheet PDF文件第7页 
February 1990  
Revised May 1999  
MM74HCT573 • MM74HCT574  
Octal D-Type Latch • 3-STATE Octal D-Type Flip-Flop  
going transitions of the Clock (CK) input. When a high logic  
level is applied to the Output Control (OC) input, all outputs  
go to a high impedance state, regardless of what signals  
are present at the other inputs and the state of the storage  
elements.  
General Description  
The  
MM74HCT573  
octal  
D-type  
latches  
and  
MM74HCT574 octal D-type flip-flop advanced silicon-gate  
CMOS technology, which provides the inherent benefits of  
low power consumption and wide power supply range, but  
are LS-TTL input and output characteristic and pin-out  
compatible. The 3-STATE outputs are capable of driving 15  
LS-TTL loads. All inputs are protected from damage due to  
static discharge by internal diodes to VCC and ground.  
The MM74HCT devices are intended to interface between  
TTL and NMOS components and standard CMOS devices.  
These parts are also plug in replacements for LS-TTL  
devices and can be used to reduce power consumption in  
existing designs.  
When the MM74HCT573 Latch Enable input is HIGH, the  
Q outputs will follow the D inputs. When the Latch Enable  
goes LOW, data at the D inputs will be retained at the out-  
puts until Latch Enable returns HIGH again. When a high  
logic level is applied to the Output Control input, all outputs  
go to a high impedance state, regardless of what signals  
are present at the other inputs and the state of the storage  
elements.  
Features  
TTL input characteristic compatible  
Typical propagation delay: 18 ns  
Low input current: 1 µA maximum  
Low quiescent current: 80 µA maximum  
Compatible with bus-oriented systems  
Output drive capability: 15 LS-TTL loads  
The MM74HCT574 are positive edge triggered flip-flops.  
Data at the D inputs, meeting the setup and hold time  
requirements, are transferred to the Q outputs on positive  
Ordering Codes:  
Order Number  
MM74HCT573WM  
MM74HCT573SJ  
MM74HCT573MTC  
MM74HCT573N  
MM74HCT574WM  
MM74HCT574SJ  
MM74HCT574MTC  
MM74HCT574N  
Package Number  
M20B  
Package Description  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
M20D  
MTC20  
N20A  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
M20B  
M20D  
MTC20  
N20A  
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
© 1999 Fairchild Semiconductor Corporation  
DS010627.prf  
www.fairchildsemi.com  

MM74HCT573SJ 替代型号

型号 品牌 替代类型 描述 数据表
74VHCT573AM FAIRCHILD

完全替代

Octal D-Type Latch with 3-STATE Outputs
MC74VHCT573ADWG ONSEMI

类似代替

Octal D−Type Latch with 3−State Output

与MM74HCT573SJ相关器件

型号 品牌 获取价格 描述 数据表
MM74HCT573SJX FAIRCHILD

获取价格

Bus Driver, HCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 5.30 MM, EIAJ TYPE2, SOP
MM74HCT573WM FAIRCHILD

获取价格

Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
MM74HCT573WM NSC

获取价格

TRI-STATE? Octal D-Type Latch / TRI-STATE Octal D-Type Flip-Flop
MM74HCT573WM ONSEMI

获取价格

八路 D 型锁存
MM74HCT573WMX ONSEMI

获取价格

八路 D 型锁存
MM74HCT573WMX FAIRCHILD

获取价格

Bus Driver, HCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.300 INCH, MS-013, SOIC
MM74HCT573WMX ROCHESTER

获取价格

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, 0.300 INCH, MS-013, SOIC-20
MM74HCT573WMX_NL FAIRCHILD

获取价格

Bus Driver, HCT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.300 INCH, MS-013, SOIC
MM74HCT574 FAIRCHILD

获取价格

Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
MM74HCT574 NSC

获取价格

TRI-STATE? Octal D-Type Latch / TRI-STATE Octal D-Type Flip-Flop