MM74HC4049N_NL

更新时间： 2024-11-26 12:58:19

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		/
页数	文件大小	规格书
6页	72K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MM74HC4049N_NL 数据手册

February 1984

Revised October 1999

MM74HC4049 • MM74HC4050

Hex Inverting Logic Level Down Converter •

Hex Logic Level Down Converter

ple buffer or inverter without level translation. The

MM74HC4049 is pin and functionally compatible to the

CD4049BC and the MM74HC4050 is compatible to the

CD4050BC

General Description

The MM74HC4049 and the MM74HC4050 utilize

advanced silicon-gate CMOS technology, and have a mod-

ified input protection structure that enables these parts to

be used as logic level translators which will convert high

level logic to a low level logic while operating from the low

logic supply. For example, 0–15V CMOS logic can be con-

verted to 0–5V logic when using a 5V supply. The modified

input protection has no diode connected to V_CC, thus allow-

Features

■ Typical propagation delay: 8 ns

■ Wide power supply range: 2V–6V

■ Low quiescent supply current: 20 µA maximum (74HC)

■ Fanout of 10 LS-TTL loads

ing the input voltage to exceed the supply. The lower zener

diode protects the input from both positive and negative

static voltages. In addition each part can be used as a sim-

Ordering Code:

Order Number

Package Number Package Description

MM74HC4049M

MM74HC4049SJ

MM74HC4049MTC

MM74HC4049N

MM74HC4050M

MM74HC4050SJ

MM74HC4050MTC

MM74HC4050N

M16A

M16D

MTC16

N16E

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153. 4.4mm Wide

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

M16A

M16D

MTC16

N16E

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153. 4.4mm Wide

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

Connection Diagrams

MM74HC4049

MM74HC4050

DS005214

www.fairchildsemi.com

12 3 4 5 6

中文翻译

下载PDF

与MM74HC4049N_NL相关器件

型号	品牌	获取价格	描述	数据表
MM74HC4049NX	FAIRCHILD	获取价格	Hex Inverting Logic Level Down Converter . Hex Logic Level Down Converter
MM74HC4049SJ	FAIRCHILD	获取价格	Hex Inverting Logic Level Down Converter . Hex Logic Level Down Converter
MM74HC4049SJX	FAIRCHILD	获取价格	Hex Inverting Logic Level Down Converter . Hex Logic Level Down Converter
MM74HC4050	FAIRCHILD	获取价格	Hex Inverting Logic Level Down Converter . Hex Logic Level Down Converter
MM74HC4050CW	FAIRCHILD	获取价格	暂无描述
MM74HC4050J	FAIRCHILD	获取价格	Buffer, HC/UH Series, 6-Func, 1-Input, CMOS, CDIP16, DIP-16
MM74HC4050J/A+	TI	获取价格	IC,LOGIC GATE,HEX BUFFER,HC-CMOS,DIP,16PIN,CERAMIC
MM74HC4050M	FAIRCHILD	获取价格	Hex Inverting Logic Level Down Converter . Hex Logic Level Down Converter
MM74HC4050M/A+	TI	获取价格	IC,LOGIC GATE,HEX BUFFER,HC-CMOS,SOP,16PIN,PLASTIC
MM74HC4050M_NL	FAIRCHILD	获取价格	暂无描述

与MM74HC4049N_NL相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

44
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

58

产品中心

服务支持

精选活动

关于我们

帮助中心

MM74HC4049N_NL

MM74HC4049N_NL 数据手册

与MM74HC4049N_NL相关器件

与MM74HC4049N_NL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MM74HC4049N_NL

MM74HC4049N_NL 数据手册

与MM74HC4049N_NL相关器件

与MM74HC4049N_NL相关文章

您还可以找

您在本页遇到什么问题？