Datasheet > 信号电路 > 锁相环或频率合成电路> MM74HC4046M

MM74HC4046M

更新时间： 2024-11-25 23:02:43

品牌	Logo	应用领域
飞兆/仙童 - FAIRCHILD		信号电路锁相环或频率合成电路光电二极管
页数	文件大小	规格书
17页	252K
描述
CMOS Phase Lock Loop

阅读下载

中文翻译

获取价格

技术参数
数据手册
替代型号

如果您发现信息不准确，欢迎纠错

MM74HC4046M 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	SOIC	包装说明：	0.150 INCH, MS-012, SOIC-16
针数：	16	Reach Compliance Code：	compliant
ECCN代码：	EAR99	HTS代码：	8542.39.00.01
风险等级：	5.11	Is Samacsys：	N
模拟集成电路 - 其他类型：	PHASE LOCKED LOOP	JESD-30 代码：	R-PDSO-G16
JESD-609代码：	e3	长度：	9.9 mm
湿度敏感等级：	1	功能数量：	1
端子数量：	16	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装等效代码：	SOP16,.25
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
峰值回流温度（摄氏度）：	260	电源：	2/6 V
认证状态：	Not Qualified	座面最大高度：	1.75 mm
子类别：	PLL or Frequency Synthesis Circuits	最大供电电压 (Vsup)：	6 V
最小供电电压 (Vsup)：	2 V	标称供电电压 (Vsup)：	5 V
表面贴装：	YES	技术：	CMOS
温度等级：	INDUSTRIAL	端子面层：	Matte Tin (Sn)
端子形式：	GULL WING	端子节距：	1.27 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	3.9 mm	Base Number Matches：	1

MM74HC4046M 数据手册

February 1984

Revised October 2003

MM74HC4046

CMOS Phase Lock Loop

them. This comparator is more susceptible to noise throw-

ing the loop out of lock, but is less likely to lock onto har-

monics than the other two comparators.

General Description

The MM74HC4046 is a low power phase lock loop utilizing

advanced silicon-gate CMOS technology to obtain high fre-

quency operation both in the phase comparator and VCO

sections. This device contains a low power linear voltage

controlled oscillator (VCO), a source follower, and three

phase comparators. The three phase comparators have a

common signal input and a common comparator input. The

signal input has a self biasing amplifier allowing signals to

be either capacitively coupled to the phase comparators

with a small signal or directly coupled with standard input

logic levels. This device is similar to the CD4046 except

that the Zener diode of the metal gate CMOS device has

been replaced with a third phase comparator.

In a typical application any one of the three comparators

feed an external filter network which in turn feeds the VCO

input. This input is a very high impedance CMOS input

which also drives the source follower. The VCO’s operating

frequency is set by three external components connected

to the C1A, C1B, R1 and R2 pins. An inhibit pin is provided

to disable the VCO and the source follower, providing a

method of putting the IC in a low power state.

The source follower is a MOS transistor whose gate is con-

nected to the VCO input and whose drain connects the

Demodulator output. This output normally is used by tying

a resistor from pin 10 to ground, and provides a means of

looking at the VCO input without loading down modifying

the characteristics of the PLL filter.

Phase Comparator I is an exclusive OR (XOR) gate. It pro-

vides a digital error signal that maintains a 90 phase shift

between the VCO’s center frequency and the input signal

(50% duty cycle input waveforms). This phase detector is

more susceptible to locking onto harmonics of the input fre-

quency than phase comparator I, but provides better noise

rejection.

Features

■ Low dynamic power consumption: (V_CC= 4.5V)

■ Maximum VCO operating frequency:

12 MHz (V_CC= 4.5V)

Phase comparator III is an SR flip-flop gate. It can be used

to provide the phase comparator functions and is similar to

the first comparator in performance.

■ Fast comparator response time (V_CC= 4.5V)

Comparator I: 25 ns

Phase comparator II is an edge sensitive digital sequential

network. Two signal outputs are provided, a comparator

output and a phase pulse output. The comparator output is

a 3-STATE output that provides a signal that locks the VCO

output signal to the input signal with 0 phase shift between

Comparator II: 30 ns

Comparator III: 25 ns

■ VCO has high linearity and high temperature stability

Ordering Code:

Order Number

MM74HC4046M

MM74HC4046SJ

MM74HC4046MTC

MM74HC4046N

Package Number

M16A

Package Description

16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow

16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

M16D

MTC16

N16E

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

DS005352

www.fairchildsemi.com

12 3 4 5 6 7...17

中文翻译

下载PDF

MM74HC4046M 替代型号

型号	品牌	替代类型	描述	数据表
CD74HC4046APWR	TI	功能相似	High-Speed CMOS Logic Phase-Locked Loop with VCO
CD74HC4046AM96	TI	功能相似	High-Speed CMOS Logic Phase-Locked Loop with VCO
CD74HC4046AE	TI	功能相似	High-Speed CMOS Logic Phase-Locked Loop with VCO

与MM74HC4046M相关器件

型号	品牌	获取价格	描述	数据表
MM74HC4046M/A+	NSC	获取价格	IC,PHASE-LOCKED LOOP,HC-CMOS,SOP,16PIN,PLASTIC
MM74HC4046M_NL	FAIRCHILD	获取价格	Phase Locked Loop, CMOS, PDSO16, 0.150 INCH, LEAD FREE, MS-012, SOIC-16
MM74HC4046MTC	FAIRCHILD	获取价格	CMOS Phase Lock Loop
MM74HC4046MTCX	FAIRCHILD	获取价格	CMOS Phase Lock Loop
MM74HC4046MX	FAIRCHILD	获取价格	CMOS Phase Lock Loop
MM74HC4046MX_NL	FAIRCHILD	获取价格	Phase Locked Loop, CMOS, PDSO16, 0.150 INCH, MS-012, SOIC-16
MM74HC4046N	FAIRCHILD	获取价格	CMOS Phase Lock Loop
MM74HC4046N/A+	ETC	获取价格	Analog Phase-Locked Loop
MM74HC4046N/B+	NSC	获取价格	IC,PHASE-LOCKED LOOP,HC-CMOS,DIP,16PIN,PLASTIC
MM74HC4046N_NL	FAIRCHILD	获取价格	Phase Locked Loop, CMOS, PDIP16, 0.300 INCH, PLASTIC, MS-001, DIP-16

与MM74HC4046M相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

44
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

33
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

61
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

58

产品中心

服务支持

精选活动

关于我们

帮助中心

MM74HC4046M

MM74HC4046M 技术参数

MM74HC4046M 数据手册

MM74HC4046M 替代型号

与MM74HC4046M相关器件

与MM74HC4046M相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MM74HC4046M

MM74HC4046M 技术参数

MM74HC4046M 数据手册

MM74HC4046M 替代型号

与MM74HC4046M相关器件

与MM74HC4046M相关文章

您还可以找

您在本页遇到什么问题？