January 1988
MM54HC245A/MM74HC245A
Octal TRI-STATE Transceiver
É
General Description
This TRI-STATE bidirectional buffer utilizes advanced sili-
con-gate CMOS technology, and is intended for two-way
asynchronous communication between data buses. It has
high drive current outputs which enable high speed opera-
tion even when driving large bus capacitances. This circuit
possesses the low power consumption and high noise im-
This device can drive up to 15 LS-TTL Loads, and does not
have Schmitt trigger inputs. All inputs are protected from
damage due to static discharge by diodes to V
ground.
and
CC
Features
munity usually associated with CMOS circuitry, yet has
speeds comparable to low power Schottky TTL circuits.
Y
Typical propagation delay: 13 ns
Wide power supply range: 2–6V
Low quiescent current: 80 mA maximum (74 HC)
Y
This device has an active low enable input G and a direction
control input, DIR. When DIR is high, data flows from the A
Y
Y
TRI-STATE outputs for connection to bus oriented
systems
inputs to the B outputs. When DIR is low, data flows from
B inputs to the A outputs. The MM54HC245A/
the
MM74HC245A transfers true data from one bus to the oth-
er.
Y
Y
High output drive: 6 mA (minimum)
Same as the ’645
Connection Diagram
Dual-In-Line Package
TL/F/5165–1
Top View
Order Number MM54HC245A or MM74HC245A
Truth Table
Control
Inputs
Operation
G
DIR
L
L
L
H
X
B data to A bus
A data to B bus
Isolation
H
e
e
e
low level, X irrelevant
H
high level, L
TRI-STATEÉ is a registered trademark of National Semiconductor Corp.
C
1995 National Semiconductor Corporation
TL/F/5165
RRD-B30M105/Printed in U. S. A.