5秒后页面跳转
MM54HC237J PDF预览

MM54HC237J

更新时间: 2024-11-25 10:53:11
品牌 Logo 应用领域
美国国家半导体 - NSC 解码器驱动器锁存器逻辑集成电路双倍数据速率
页数 文件大小 规格书
6页 147K
描述
3-to-8 Line Decoder With Address Latches

MM54HC237J 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP16,.3Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.26Is Samacsys:N
其他特性:ADDRESS LATCHES系列:HC/UH
JESD-30 代码:R-GDIP-T16JESD-609代码:e0
长度:19.43 mm负载电容(CL):50 pF
逻辑集成电路类型:OTHER DECODER/DRIVER功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:TRUE
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V传播延迟(tpd):55 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Decoder/Drivers最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

MM54HC237J 数据手册

 浏览型号MM54HC237J的Datasheet PDF文件第2页浏览型号MM54HC237J的Datasheet PDF文件第3页浏览型号MM54HC237J的Datasheet PDF文件第4页浏览型号MM54HC237J的Datasheet PDF文件第5页浏览型号MM54HC237J的Datasheet PDF文件第6页 
January 1988  
MM54HC237/MM74HC237  
3-to-8 Line Decoder With Address Latches  
General Description  
These devices utilize advanced silicon-gate CMOS technol-  
ogy, to implement a three-to-eight line decoder with latches  
on the three address inputs. When GL goes from low to  
high, the address present at the select inputs (A, B and C) is  
stored in the latches. As long as GL remains high no ad-  
dress changes will be recognized. Output enable controls,  
G1 and G2, control the state of the outputs independently of  
the select or latch-enable inputs. All of the outputs are low  
unless G1 is high and G2 is low. The ’HC237 is ideally suit-  
ed for the implementation of glitch-free decoders in stored-  
address applications in bus oriented systems.  
The 54HC/74HC logic family is speed, function and pin-out  
compatible with the standard 54LS/74LS logic family. All  
inputs are protected from damage due to static discharge by  
diodes to V  
and ground.  
CC  
Features  
Y
Typical propagation delay: 20 ns  
Y
Y
Y
Wide supply range: 26V  
Latched inputs for easy interfacing  
Fanout of 10 LS-TTL loads  
Connection Diagram  
Dual-In-Line Package  
TL/F/5326–1  
Top View  
Order Number MM54HC237 or MM74HC237  
Truth Table  
INPUTS  
OUTPUTS  
ENABLE  
GL G1 G2  
SELECT  
C
B
A
Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7  
X
X
X
L
H
X
X
X
X
X
X
X
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
L
L
L
L
L
L
L
L
L
L
H
H
L
H
L
H
L
L
L
L
H
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
H
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
L
L
H
H
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
H
L
L
L
H
L
L
L
L
H
L
H
Output corresponding to stored  
address, L; all others, H  
H
H
L
X
X
X
e
e
e
low level, X irrelevant  
H
high level, L  
C
1995 National Semiconductor Corporation  
TL/F/5326  
RRD-B30M105/Printed in U. S. A.  

与MM54HC237J相关器件

型号 品牌 获取价格 描述 数据表
MM54HC240E TI

获取价格

IC HC/UH SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20, CERAMIC, LCC-20, Bus Driver/T
MM54HC240E/883 NSC

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,HC-CMOS,LLCC,20PIN,CERAMIC
MM54HC240E-MIL NSC

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,HC-CMOS,LLCC,20PIN,CERAMIC
MM54HC240J NSC

获取价格

IC HC/UH SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDIP20, CERAMIC, DIP-20, Bus Driver/T
MM54HC240J TI

获取价格

HC/UH SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDIP20, CERAMIC, DIP-20
MM54HC240J ROCHESTER

获取价格

HC/UH SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDIP20, CERAMIC, DIP-20
MM54HC240J/883 NSC

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,HC-CMOS,DIP,20PIN,CERAMIC
MM54HC240J/883C NSC

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,HC-CMOS,DIP,20PIN,CERAMIC
MM54HC240J-MIL NSC

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,HC-CMOS,DIP,20PIN,CERAMIC
MM54HC241E NSC

获取价格

IC HC/UH SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, CQCC20, CERAMIC, LCC-20, Bus Driver/Trans