5秒后页面跳转
MK74CG117BFLFTR PDF预览

MK74CG117BFLFTR

更新时间: 2024-01-21 04:14:45
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
8页 167K
描述
Clock Generator, CMOS, PDSO48

MK74CG117BFLFTR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.81
JESD-30 代码:R-PDSO-G48JESD-609代码:e3
湿度敏感等级:1端子数量:48
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装等效代码:SSOP48,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH电源:3.3 V
认证状态:Not Qualified子类别:Clock Generators
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
Base Number Matches:1

MK74CG117BFLFTR 数据手册

 浏览型号MK74CG117BFLFTR的Datasheet PDF文件第2页浏览型号MK74CG117BFLFTR的Datasheet PDF文件第3页浏览型号MK74CG117BFLFTR的Datasheet PDF文件第4页浏览型号MK74CG117BFLFTR的Datasheet PDF文件第5页浏览型号MK74CG117BFLFTR的Datasheet PDF文件第6页浏览型号MK74CG117BFLFTR的Datasheet PDF文件第7页 
DATASHEET  
16 OUTPUT LOW SKEW CLOCK GENERATOR  
MK74CG117B  
Description  
Features  
The MK74CG117B is a monolithic CMOS high speed,  
low-skew clock driver that includes an on-chip PLL. Ideal for  
communications and other systems that require a large  
number of high-speed clocks, the unique combination of  
PLL and 16 low-skew outputs can eliminate oscillators and  
low skew buffers from systems.  
48-pin SSOP (300 mil) package  
On-chip PLL generates output clocks up to 100 MHz from  
a simple crystal or clock input  
16 low-skew outputs  
Output skew less than 250 ps on rising edges  
Ability to configure as:  
The device has a number of built in multipliers, making it  
possible to run from one inexpensive, low frequency crystal,  
and produce high frequency clock outputs. Another  
selection allows the chip to run as a divider, dividing the  
input clock by two (or 4 using the mode select).  
– 16 clocks at full frequency  
– 12 at full and 4 at half frequency  
– 8 at full and 8 at half frequency  
The device also has a buffered reference output, allowing  
multiple devices to be easily driven from one clock source.  
Tri-state mode for Output Enable function  
3.3 V 5ꢀ supply voltage  
Industrial temperature version available  
NOTE: EOL for non-green parts to occur on 5/13/10  
per PDN U-09-01  
Block Diagram  
VDD  
9
3
Clock 1  
Clock 2  
S2:0  
Clock  
Synthesis  
and Mode  
Select  
2
M1:0  
Circuitry  
Clock 16  
REF  
X1/ICLK  
Crystal or  
clock input  
Crystal  
Ocsillator  
X2  
10  
The crystal requires external capacitors for  
accurate tuning of the clock  
GND  
IDT™ 16 OUTPUT LOW SKEW CLOCK GENERATOR  
1
MK74CG117B  
REV E 122209  

与MK74CG117BFLFTR相关器件

型号 品牌 获取价格 描述 数据表
MK74CG117BFT IDT

获取价格

Clock Generator, 100MHz, CMOS, PDSO48, 0.300 INCH, SSOP-48
MK74CG117FILFT IDT

获取价格

Clock Generator, 100MHz, CMOS, PDSO48, SSOP-48
MK74CG117FLF IDT

获取价格

Clock Generator, 100MHz, CMOS, PDSO48, SSOP-48
MK74CG117FLFT IDT

获取价格

Clock Generator, 100MHz, CMOS, PDSO48, SSOP-48
MK74CG117FT IDT

获取价格

Clock Generator, 100MHz, CMOS, PDSO48, SSOP-48
MK74ZD133 ICSI

获取价格

PLL and 32-Output Clock Driver
MK74ZD133F ICSI

获取价格

PLL and 32-Output Clock Driver
MK74ZD133FLF IDT

获取价格

PLL Based Clock Driver, ZD Series, 32 True Output(s), 0 Inverted Output(s), CMOS, PDSO56,
MK74ZD133FLFT IDT

获取价格

PLL Based Clock Driver, ZD Series, 32 True Output(s), 0 Inverted Output(s), CMOS, PDSO56,
MK74ZD133FT ICSI

获取价格

PLL and 32-Output Clock Driver