5秒后页面跳转
MK2049-36SITR PDF预览

MK2049-36SITR

更新时间: 2024-11-24 22:21:47
品牌 Logo 应用领域
矽成 - ICSI 晶体外围集成电路光电二极管通信时钟
页数 文件大小 规格书
10页 128K
描述
3.3 V Communications Clock PLL

MK2049-36SITR 数据手册

 浏览型号MK2049-36SITR的Datasheet PDF文件第2页浏览型号MK2049-36SITR的Datasheet PDF文件第3页浏览型号MK2049-36SITR的Datasheet PDF文件第4页浏览型号MK2049-36SITR的Datasheet PDF文件第5页浏览型号MK2049-36SITR的Datasheet PDF文件第6页浏览型号MK2049-36SITR的Datasheet PDF文件第7页 
PRELIMINARY INFORMATION  
MK2049-36  
3.3 V Communications Clock PLL  
Description  
Features  
The MK2049-36 is a Phase-Locked Loop (PLL)  
based clock synthesizer that accepts multiple input  
frequencies. With an 8 kHz clock input as a  
reference, the MK2049-36 generates T1, E1, T3,  
E3, OC3/3, Gigabit Ethernet, and other  
communications frequencies. This allows for the  
generation of clocks frequency-locked to an 8 kHz  
backplane clock, simplifying clock synchronization  
in communications systems.  
• Packaged in 20 pin SOIC  
• 3.3 V ±5% operation  
• Meets the TR62411, ETS300 011, and GR-1244  
specification for MTIE, Pull-in/Hold-in Range,  
Phase Transients, and Jitter Generation for  
Stratum 3, 4, and 4E  
• Accepts multiple inputs: 8 kHz backplane clock,  
or 10 to 50 MHz  
This part also has a jitter-attenuated Buffer  
capability. In this mode, the MK2049-36 is ideal  
for filtering jitter from with high jitter clocks.  
• Locks to 8 kHz ±100 ppm (External mode)  
• Buffer Mode allows jitter attenuation of  
10-50 MHz input and x1/x0.5 or x1/x2 outputs  
• Exact internal ratios enable zero ppm error  
• Output clock rates include T1, E1, T3, E3,  
and OC3 submultiples  
ICS can customize these devices for many other  
different frequencies. Contact your ICS  
representative for more details.  
• See the MK2049-01, -02, and -03 for more  
selections at VDD = 5 V, and the MK2049-34 for  
more selections at 3.3 V  
Block Diagram  
VDD  
3
GND  
3
RES  
4
FS3:0  
PLL  
Clock  
Output  
Buffer  
CLK  
Synthesis,  
Control, and  
Jitter  
Attenuation  
Circuitry  
External/  
Clock  
Output  
Buffer  
Buffer Mode  
Input  
CLK/2  
Mux  
Reference  
Crystal  
X1  
Output  
Buffer  
Crystal  
8 kHz  
(External  
Mode only)  
Oscillator  
X2  
FCAP  
CAP1  
CAP2  
MDS 2049-36 A  
1
Revision 120400  
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose • CA • 95126 • (408)295-9800tel• www.icst.com  

与MK2049-36SITR相关器件

型号 品牌 获取价格 描述 数据表
MK2049-44SILF IDT

获取价格

Clock Generator, 51.84MHz, PDSO20, 0.300 INCH, SOIC-20
MK2049-44SILFTR IDT

获取价格

Clock Generator, 51.84MHz, PDSO20, 0.300 INCH, SOIC-20
MK2049-45 ICSI

获取价格

3.3V Communications Clock PLL
MK2049-45SI ICSI

获取价格

3.3V Communications Clock PLL
MK2049-45SILF ICSI

获取价格

3.3V Communications Clock PLL
MK2049-45SILFTR ICSI

获取价格

3.3V Communications Clock PLL
MK2049-45SITR ICSI

获取价格

3.3V Communications Clock PLL
MK2050FE-R52 OHMITE

获取价格

RES 205 OHM 1/4W 1% AXIAL
MK2058-01 ICSI

获取价格

Communications Clock Jitter Attenuator
MK2058-01SI ICSI

获取价格

Communications Clock Jitter Attenuator